evie/android_kernel_oneplus_msm8998
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

sh: Tidy up L-BOX area5 addresses.

Browse source 
L-BOX can use the normal PA_AREA5_IO, there's no reason for it to
reproduce it.

Signed-off-by: Paul Mundt <lethal@linux-sh.org>
This commit is contained in:
Paul Mundt 2007-03-28 23:36:03 +09:00 • committed by Paul Mundt
parent 652b9672cf
commit 0264f16039
2 changed files with 4 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
arch/sh/boards/lboxre2/setup.c
View file

@ -15,6 +15,7 @@
#include <linux/platform_device.h> #include <linux/platform_device.h>
#include <linux/pata_platform.h> #include <linux/pata_platform.h>
#include <asm/machvec.h> #include <asm/machvec.h>
#include <asm/addrspace.h>
#include <asm/lboxre2.h> #include <asm/lboxre2.h>
#include <asm/io.h> #include <asm/io.h>
@ -53,7 +54,7 @@ static int __init lboxre2_devices_setup(void)
unsigned long paddrbase, psize; unsigned long paddrbase, psize;
/* open I/O area window */ /* open I/O area window */
paddrbase = virt_to_phys((void*)CONFIG_CF0_BASE_ADDR); paddrbase = virt_to_phys((void*)PA_AREA5_IO);
psize = PAGE_SIZE; psize = PAGE_SIZE;
prot = PAGE_KERNEL_PCC( 1 , _PAGE_PCC_IO16); prot = PAGE_KERNEL_PCC( 1 , _PAGE_PCC_IO16);
cf0_io_base = (u32)p3_ioremap(paddrbase, psize, prot.pgprot); cf0_io_base = (u32)p3_ioremap(paddrbase, psize, prot.pgprot);

9
include/asm-sh/lboxre2.h
View file

@ -2,8 +2,6 @@
#define __ASM_SH_LBOXRE2_H #define __ASM_SH_LBOXRE2_H
/* /*
* linux/include/asm-sh/lbox.h
*
* Copyright (C) 2007 Nobuhiro Iwamatsu * Copyright (C) 2007 Nobuhiro Iwamatsu
* *
* NTT COMWARE L-BOX RE2 support * NTT COMWARE L-BOX RE2 support
@ -14,11 +12,8 @@
* *
*/ */
#define CONFIG_CF0_BASE_ADDR 0xb4000000 /* Boot only */ #define IRQ_CF1 9 /* CF1 */
#define CONFIG_CF1_BASE_ADDR 0xb8000000 #define IRQ_CF0 10 /* CF0 */
#define IRQ_CF1 9 /* CF1 */
#define IRQ_CF0 10 /* CF0 */
#define IRQ_INTD 11 /* INTD */ #define IRQ_INTD 11 /* INTD */
#define IRQ_ETH1 12 /* Ether1 */ #define IRQ_ETH1 12 /* Ether1 */
#define IRQ_ETH0 13 /* Ether0 */ #define IRQ_ETH0 13 /* Ether0 */