Merge "clk: msm: mdss: fix divider configuration for 5.4 Ghz link rate"
This commit is contained in:
commit
1f3e1e0986
1 changed files with 1 additions and 1 deletions
|
@ -275,7 +275,7 @@ int dp_config_vco_rate(struct dp_pll_vco_clk *vco, unsigned long rate)
|
|||
MDSS_PLL_REG_W(dp_res->pll_base,
|
||||
QSERDES_COM_DIV_FRAC_START2_MODE0, 0x00);
|
||||
MDSS_PLL_REG_W(dp_res->pll_base,
|
||||
QSERDES_COM_DIV_FRAC_START3_MODE0, 0xa0);
|
||||
QSERDES_COM_DIV_FRAC_START3_MODE0, 0x0a);
|
||||
MDSS_PLL_REG_W(dp_res->pll_base,
|
||||
QSERDES_COM_CMN_CONFIG, 0x12);
|
||||
MDSS_PLL_REG_W(dp_res->pll_base,
|
||||
|
|
Loading…
Add table
Reference in a new issue