ARM: dts: msm: Fix USB3_PHY_SW_RESET register's offset on msmcobalt
Update USB3_PHY_SW_RESET register's offset on msmcobalt otherwise USB QMP PHY is not released out of reset. CRs-Fixed: 1001463 Change-Id: Idc71b0abb24cf8c103dfde893ba8c40d342a7fb8 Signed-off-by: Mayank Rana <mrana@codeaurora.org>
This commit is contained in:
parent
00c0225855
commit
37e734900a
1 changed files with 1 additions and 1 deletions
|
@ -1417,7 +1417,7 @@
|
|||
0xcd8 /* USB3_PHY_AUTONOMOUS_MODE_CTRL */
|
||||
0xcdc /* USB3_PHY_LFPS_RXTERM_IRQ_CLEAR */
|
||||
0xc04 /* USB3_PHY_POWER_DOWN_CONTROL */
|
||||
0x000 /* USB3_PHY_SW_RESET */
|
||||
0xc00 /* USB3_PHY_SW_RESET */
|
||||
0xc08>; /* USB3_PHY_START */
|
||||
|
||||
clocks = <&clock_gcc clk_gcc_usb3_phy_aux_clk>,
|
||||
|
|
Loading…
Add table
Reference in a new issue