evie/android_kernel_oneplus_msm8998
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

msm: kgsl: Change sequencing for GPU hardware clock gating

Browse source 
Disable GPU SP clock before programing hardware clock gating registers.

CRs-Fixed: 1056488
Change-Id: I2c91e8ae6a30facefd5dd3d4a4e4c33ffc792fe1
Signed-off-by: Oleg Perelet <operelet@codeaurora.org>
This commit is contained in:
Oleg Perelet 2016-08-18 13:50:54 -07:00 • committed by Hareesh Gundu
parent e97b6a0e02
commit 3f44acf69e
3 changed files with 16 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
drivers/gpu/msm/a5xx_reg.h
View file

@ -858,6 +858,7 @@
#define A5XX_GPMU_ALWAYS_ON_COUNTER_RESET 0xA87B #define A5XX_GPMU_ALWAYS_ON_COUNTER_RESET 0xA87B
#define A5XX_GPMU_POWER_COUNTER_SELECT_0 0xA87C #define A5XX_GPMU_POWER_COUNTER_SELECT_0 0xA87C
#define A5XX_GPMU_POWER_COUNTER_SELECT_1 0xA87D #define A5XX_GPMU_POWER_COUNTER_SELECT_1 0xA87D
#define A5XX_GPMU_GPMU_SP_CLOCK_CONTROL 0xA880
#define A5XX_GPMU_CLOCK_THROTTLE_CTRL 0xA8A3 #define A5XX_GPMU_CLOCK_THROTTLE_CTRL 0xA8A3
#define A5XX_GPMU_THROTTLE_UNMASK_FORCE_CTRL 0xA8A8 #define A5XX_GPMU_THROTTLE_UNMASK_FORCE_CTRL 0xA8A8

15
drivers/gpu/msm/adreno_a5xx.c
View file

@ -437,8 +437,10 @@ static int a5xx_regulator_enable(struct adreno_device *adreno_dev)
{ {
unsigned int ret; unsigned int ret;
struct kgsl_device *device = KGSL_DEVICE(adreno_dev); struct kgsl_device *device = KGSL_DEVICE(adreno_dev);
if (!(adreno_is_a530(adreno_dev) || adreno_is_a540(adreno_dev))) if (!(adreno_is_a530(adreno_dev) || adreno_is_a540(adreno_dev))) {
a5xx_hwcg_set(adreno_dev, true);
return 0; return 0;
}
/* /*
* Turn on smaller power domain first to reduce voltage droop. * Turn on smaller power domain first to reduce voltage droop.
@ -460,6 +462,15 @@ static int a5xx_regulator_enable(struct adreno_device *adreno_dev)
return ret; return ret;
} }
/* Disable SP clock */
kgsl_regrmw(device, A5XX_GPMU_GPMU_SP_CLOCK_CONTROL,
CNTL_IP_CLK_ENABLE, 0);
/* Enable hardware clockgating */
a5xx_hwcg_set(adreno_dev, true);
/* Enable SP clock */
kgsl_regrmw(device, A5XX_GPMU_GPMU_SP_CLOCK_CONTROL,
CNTL_IP_CLK_ENABLE, 1);
return 0; return 0;
} }
@ -1875,8 +1886,6 @@ static void a5xx_start(struct adreno_device *adreno_dev)
} else { } else {
/* if not in ISDB mode enable ME/PFP split notification */ /* if not in ISDB mode enable ME/PFP split notification */
kgsl_regwrite(device, A5XX_RBBM_AHB_CNTL1, 0xA6FFFFFF); kgsl_regwrite(device, A5XX_RBBM_AHB_CNTL1, 0xA6FFFFFF);
/* enable HWCG */
a5xx_hwcg_set(adreno_dev, true);
} }
kgsl_regwrite(device, A5XX_RBBM_AHB_CNTL2, 0x0000003F); kgsl_regwrite(device, A5XX_RBBM_AHB_CNTL2, 0x0000003F);

3
drivers/gpu/msm/adreno_a5xx.h
View file

@ -177,6 +177,9 @@ void a5xx_hwcg_set(struct adreno_device *adreno_dev, bool on);
/* A5XX_GPMU_GPMU_PWR_THRESHOLD */ /* A5XX_GPMU_GPMU_PWR_THRESHOLD */
#define PWR_THRESHOLD_VALID 0x80000000 #define PWR_THRESHOLD_VALID 0x80000000
/* A5XX_GPMU_GPMU_SP_CLOCK_CONTROL */
#define CNTL_IP_CLK_ENABLE BIT(0)
/* AGC */ /* AGC */
#define AGC_INIT_BASE A5XX_GPMU_DATA_RAM_BASE #define AGC_INIT_BASE A5XX_GPMU_DATA_RAM_BASE
#define AGC_INIT_MSG_MAGIC (AGC_INIT_BASE + 5) #define AGC_INIT_MSG_MAGIC (AGC_INIT_BASE + 5)