drm/msm: add hdmi audio support for sde kms
Add the specific audio driver for SDE HDMI including audio ACR and InfoFrame programming. CRs-Fixed: 2010135 Change-Id: I24a76e4f41aad976d5215b68f6f7f00d1bbb3de0 Signed-off-by: Ray Zhang <rayz@codeaurora.org>
This commit is contained in:
Ray Zhang
parent
308342e526
commit
51766baf78
4 changed files with 722 additions and 1 deletions
|
|
@ -95,7 +95,8 @@ msm_drm-$(CONFIG_DRM_MSM_DSI_STAGING) += dsi-staging/dsi_phy.o \
|
|||
|
||||
msm_drm-$(CONFIG_DRM_SDE_HDMI) += \
|
||||
hdmi-staging/sde_hdmi.o \
|
||||
hdmi-staging/sde_hdmi_bridge.o
|
||||
hdmi-staging/sde_hdmi_bridge.o \
|
||||
hdmi-staging/sde_hdmi_audio.o
|
||||
|
||||
msm_drm-$(CONFIG_DRM_MSM_DSI_PLL) += dsi/pll/dsi_pll.o \
|
||||
dsi/pll/dsi_pll_28nm.o
|
||||
|
|
|
|||
|
|
@ -19,6 +19,7 @@
|
|||
#include <linux/bitops.h>
|
||||
#include <linux/debugfs.h>
|
||||
#include <linux/of_device.h>
|
||||
#include <linux/msm_ext_display.h>
|
||||
|
||||
#include <drm/drmP.h>
|
||||
#include <drm/drm_crtc.h>
|
||||
|
|
@ -241,6 +242,32 @@ struct drm_bridge *sde_hdmi_bridge_init(struct hdmi *hdmi);
|
|||
*/
|
||||
void sde_hdmi_set_mode(struct hdmi *hdmi, bool power_on);
|
||||
|
||||
/**
|
||||
* sde_hdmi_audio_on() - enable hdmi audio.
|
||||
* @hdmi: Handle to the hdmi.
|
||||
* @params: audio setup parameters from codec.
|
||||
*
|
||||
* Return: error code.
|
||||
*/
|
||||
int sde_hdmi_audio_on(struct hdmi *hdmi,
|
||||
struct msm_ext_disp_audio_setup_params *params);
|
||||
|
||||
/**
|
||||
* sde_hdmi_audio_off() - disable hdmi audio.
|
||||
* @hdmi: Handle to the hdmi.
|
||||
*
|
||||
* Return: void.
|
||||
*/
|
||||
void sde_hdmi_audio_off(struct hdmi *hdmi);
|
||||
|
||||
/**
|
||||
* sde_hdmi_config_avmute() - mute hdmi.
|
||||
* @hdmi: Handle to the hdmi.
|
||||
* @set: enable/disable avmute.
|
||||
*
|
||||
* Return: error code.
|
||||
*/
|
||||
int sde_hdmi_config_avmute(struct hdmi *hdmi, bool set);
|
||||
#else /*#ifdef CONFIG_DRM_SDE_HDMI*/
|
||||
|
||||
static inline u32 sde_hdmi_get_num_of_displays(void)
|
||||
|
|
|
|||
393
drivers/gpu/drm/msm/hdmi-staging/sde_hdmi_audio.c
Normal file
393
drivers/gpu/drm/msm/hdmi-staging/sde_hdmi_audio.c
Normal file
|
|
@ -0,0 +1,393 @@
|
|||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 and
|
||||
* only version 2 as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <linux/slab.h>
|
||||
#include <linux/bitops.h>
|
||||
#include <linux/delay.h>
|
||||
#include <linux/module.h>
|
||||
#include <linux/mutex.h>
|
||||
#include <linux/iopoll.h>
|
||||
#include <linux/types.h>
|
||||
#include <linux/switch.h>
|
||||
#include <linux/gcd.h>
|
||||
|
||||
#include "drm_edid.h"
|
||||
#include "sde_kms.h"
|
||||
#include "sde_hdmi.h"
|
||||
#include "sde_hdmi_regs.h"
|
||||
#include "hdmi.h"
|
||||
|
||||
#define HDMI_AUDIO_INFO_FRAME_PACKET_HEADER 0x84
|
||||
#define HDMI_AUDIO_INFO_FRAME_PACKET_VERSION 0x1
|
||||
#define HDMI_AUDIO_INFO_FRAME_PACKET_LENGTH 0x0A
|
||||
|
||||
#define HDMI_KHZ_TO_HZ 1000
|
||||
#define HDMI_MHZ_TO_HZ 1000000
|
||||
#define HDMI_ACR_N_MULTIPLIER 128
|
||||
#define DEFAULT_AUDIO_SAMPLE_RATE_HZ 48000
|
||||
|
||||
/* Supported HDMI Audio channels */
|
||||
enum hdmi_audio_channels {
|
||||
AUDIO_CHANNEL_2 = 2,
|
||||
AUDIO_CHANNEL_3,
|
||||
AUDIO_CHANNEL_4,
|
||||
AUDIO_CHANNEL_5,
|
||||
AUDIO_CHANNEL_6,
|
||||
AUDIO_CHANNEL_7,
|
||||
AUDIO_CHANNEL_8,
|
||||
};
|
||||
|
||||
/* parameters for clock regeneration */
|
||||
struct hdmi_audio_acr {
|
||||
u32 n;
|
||||
u32 cts;
|
||||
};
|
||||
|
||||
enum hdmi_audio_sample_rates {
|
||||
AUDIO_SAMPLE_RATE_32KHZ,
|
||||
AUDIO_SAMPLE_RATE_44_1KHZ,
|
||||
AUDIO_SAMPLE_RATE_48KHZ,
|
||||
AUDIO_SAMPLE_RATE_88_2KHZ,
|
||||
AUDIO_SAMPLE_RATE_96KHZ,
|
||||
AUDIO_SAMPLE_RATE_176_4KHZ,
|
||||
AUDIO_SAMPLE_RATE_192KHZ,
|
||||
AUDIO_SAMPLE_RATE_MAX
|
||||
};
|
||||
|
||||
struct sde_hdmi_audio {
|
||||
struct hdmi *hdmi;
|
||||
struct msm_ext_disp_audio_setup_params params;
|
||||
u32 pclk;
|
||||
};
|
||||
|
||||
static void _sde_hdmi_audio_get_audio_sample_rate(u32 *sample_rate_hz)
|
||||
{
|
||||
u32 rate = *sample_rate_hz;
|
||||
|
||||
switch (rate) {
|
||||
case 32000:
|
||||
*sample_rate_hz = AUDIO_SAMPLE_RATE_32KHZ;
|
||||
break;
|
||||
case 44100:
|
||||
*sample_rate_hz = AUDIO_SAMPLE_RATE_44_1KHZ;
|
||||
break;
|
||||
case 48000:
|
||||
*sample_rate_hz = AUDIO_SAMPLE_RATE_48KHZ;
|
||||
break;
|
||||
case 88200:
|
||||
*sample_rate_hz = AUDIO_SAMPLE_RATE_88_2KHZ;
|
||||
break;
|
||||
case 96000:
|
||||
*sample_rate_hz = AUDIO_SAMPLE_RATE_96KHZ;
|
||||
break;
|
||||
case 176400:
|
||||
*sample_rate_hz = AUDIO_SAMPLE_RATE_176_4KHZ;
|
||||
break;
|
||||
case 192000:
|
||||
*sample_rate_hz = AUDIO_SAMPLE_RATE_192KHZ;
|
||||
break;
|
||||
default:
|
||||
SDE_ERROR("%d unchanged\n", rate);
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
static void _sde_hdmi_audio_get_acr_param(u32 pclk, u32 fs,
|
||||
struct hdmi_audio_acr *acr)
|
||||
{
|
||||
u32 div, mul;
|
||||
|
||||
if (!acr) {
|
||||
SDE_ERROR("invalid data\n");
|
||||
return;
|
||||
}
|
||||
|
||||
/*
|
||||
* as per HDMI specification, N/CTS = (128*fs)/pclk.
|
||||
* get the ratio using this formula.
|
||||
*/
|
||||
acr->n = HDMI_ACR_N_MULTIPLIER * fs;
|
||||
acr->cts = pclk;
|
||||
|
||||
/* get the greatest common divisor for the ratio */
|
||||
div = gcd(acr->n, acr->cts);
|
||||
|
||||
/* get the n and cts values wrt N/CTS formula */
|
||||
acr->n /= div;
|
||||
acr->cts /= div;
|
||||
|
||||
/*
|
||||
* as per HDMI specification, 300 <= 128*fs/N <= 1500
|
||||
* with a target of 128*fs/N = 1000. To get closest
|
||||
* value without truncating fractional values, find
|
||||
* the corresponding multiplier
|
||||
*/
|
||||
mul = ((HDMI_ACR_N_MULTIPLIER * fs / HDMI_KHZ_TO_HZ)
|
||||
+ (acr->n - 1)) / acr->n;
|
||||
|
||||
acr->n *= mul;
|
||||
acr->cts *= mul;
|
||||
}
|
||||
|
||||
static void _sde_hdmi_audio_acr_enable(struct sde_hdmi_audio *audio)
|
||||
{
|
||||
struct hdmi_audio_acr acr;
|
||||
struct msm_ext_disp_audio_setup_params *params;
|
||||
u32 pclk, layout, multiplier = 1, sample_rate;
|
||||
u32 acr_pkt_ctl, aud_pkt_ctl2, acr_reg_cts, acr_reg_n;
|
||||
struct hdmi *hdmi;
|
||||
|
||||
hdmi = audio->hdmi;
|
||||
params = &audio->params;
|
||||
pclk = audio->pclk;
|
||||
sample_rate = params->sample_rate_hz;
|
||||
|
||||
_sde_hdmi_audio_get_acr_param(pclk, sample_rate, &acr);
|
||||
_sde_hdmi_audio_get_audio_sample_rate(&sample_rate);
|
||||
|
||||
layout = (params->num_of_channels == AUDIO_CHANNEL_2) ? 0 : 1;
|
||||
|
||||
SDE_DEBUG("n=%u, cts=%u, layout=%u\n", acr.n, acr.cts, layout);
|
||||
|
||||
/* AUDIO_PRIORITY | SOURCE */
|
||||
acr_pkt_ctl = BIT(31) | BIT(8);
|
||||
|
||||
switch (sample_rate) {
|
||||
case AUDIO_SAMPLE_RATE_44_1KHZ:
|
||||
acr_pkt_ctl |= 0x2 << 4;
|
||||
acr.cts <<= 12;
|
||||
|
||||
acr_reg_cts = HDMI_ACR_44_0;
|
||||
acr_reg_n = HDMI_ACR_44_1;
|
||||
break;
|
||||
case AUDIO_SAMPLE_RATE_48KHZ:
|
||||
acr_pkt_ctl |= 0x3 << 4;
|
||||
acr.cts <<= 12;
|
||||
|
||||
acr_reg_cts = HDMI_ACR_48_0;
|
||||
acr_reg_n = HDMI_ACR_48_1;
|
||||
break;
|
||||
case AUDIO_SAMPLE_RATE_192KHZ:
|
||||
multiplier = 4;
|
||||
acr.n >>= 2;
|
||||
|
||||
acr_pkt_ctl |= 0x3 << 4;
|
||||
acr.cts <<= 12;
|
||||
|
||||
acr_reg_cts = HDMI_ACR_48_0;
|
||||
acr_reg_n = HDMI_ACR_48_1;
|
||||
break;
|
||||
case AUDIO_SAMPLE_RATE_176_4KHZ:
|
||||
multiplier = 4;
|
||||
acr.n >>= 2;
|
||||
|
||||
acr_pkt_ctl |= 0x2 << 4;
|
||||
acr.cts <<= 12;
|
||||
|
||||
acr_reg_cts = HDMI_ACR_44_0;
|
||||
acr_reg_n = HDMI_ACR_44_1;
|
||||
break;
|
||||
case AUDIO_SAMPLE_RATE_96KHZ:
|
||||
multiplier = 2;
|
||||
acr.n >>= 1;
|
||||
|
||||
acr_pkt_ctl |= 0x3 << 4;
|
||||
acr.cts <<= 12;
|
||||
|
||||
acr_reg_cts = HDMI_ACR_48_0;
|
||||
acr_reg_n = HDMI_ACR_48_1;
|
||||
break;
|
||||
case AUDIO_SAMPLE_RATE_88_2KHZ:
|
||||
multiplier = 2;
|
||||
acr.n >>= 1;
|
||||
|
||||
acr_pkt_ctl |= 0x2 << 4;
|
||||
acr.cts <<= 12;
|
||||
|
||||
acr_reg_cts = HDMI_ACR_44_0;
|
||||
acr_reg_n = HDMI_ACR_44_1;
|
||||
break;
|
||||
default:
|
||||
multiplier = 1;
|
||||
|
||||
acr_pkt_ctl |= 0x1 << 4;
|
||||
acr.cts <<= 12;
|
||||
|
||||
acr_reg_cts = HDMI_ACR_32_0;
|
||||
acr_reg_n = HDMI_ACR_32_1;
|
||||
break;
|
||||
}
|
||||
|
||||
aud_pkt_ctl2 = BIT(0) | (layout << 1);
|
||||
|
||||
/* N_MULTIPLE(multiplier) */
|
||||
acr_pkt_ctl &= ~(7 << 16);
|
||||
acr_pkt_ctl |= (multiplier & 0x7) << 16;
|
||||
|
||||
/* SEND | CONT */
|
||||
acr_pkt_ctl |= BIT(0) | BIT(1);
|
||||
|
||||
hdmi_write(hdmi, acr_reg_cts, acr.cts);
|
||||
hdmi_write(hdmi, acr_reg_n, acr.n);
|
||||
hdmi_write(hdmi, HDMI_ACR_PKT_CTRL, acr_pkt_ctl);
|
||||
hdmi_write(hdmi, HDMI_AUDIO_PKT_CTRL2, aud_pkt_ctl2);
|
||||
}
|
||||
|
||||
static void _sde_hdmi_audio_acr_setup(struct sde_hdmi_audio *audio, bool on)
|
||||
{
|
||||
if (on)
|
||||
_sde_hdmi_audio_acr_enable(audio);
|
||||
else
|
||||
hdmi_write(audio->hdmi, HDMI_ACR_PKT_CTRL, 0);
|
||||
}
|
||||
|
||||
static void _sde_hdmi_audio_infoframe_setup(struct sde_hdmi_audio *audio,
|
||||
bool enabled)
|
||||
{
|
||||
struct hdmi *hdmi = audio->hdmi;
|
||||
u32 channels, channel_allocation, level_shift, down_mix, layout;
|
||||
u32 hdmi_debug_reg = 0, audio_info_0_reg = 0, audio_info_1_reg = 0;
|
||||
u32 audio_info_ctrl_reg, aud_pck_ctrl_2_reg;
|
||||
u32 check_sum, sample_present;
|
||||
|
||||
audio_info_ctrl_reg = hdmi_read(hdmi, HDMI_INFOFRAME_CTRL0);
|
||||
audio_info_ctrl_reg &= ~0xF0;
|
||||
|
||||
if (!enabled)
|
||||
goto end;
|
||||
|
||||
channels = audio->params.num_of_channels - 1;
|
||||
channel_allocation = audio->params.channel_allocation;
|
||||
level_shift = audio->params.level_shift;
|
||||
down_mix = audio->params.down_mix;
|
||||
sample_present = audio->params.sample_present;
|
||||
|
||||
layout = (audio->params.num_of_channels == AUDIO_CHANNEL_2) ? 0 : 1;
|
||||
aud_pck_ctrl_2_reg = BIT(0) | (layout << 1);
|
||||
hdmi_write(hdmi, HDMI_AUDIO_PKT_CTRL2, aud_pck_ctrl_2_reg);
|
||||
|
||||
audio_info_1_reg |= channel_allocation & 0xFF;
|
||||
audio_info_1_reg |= ((level_shift & 0xF) << 11);
|
||||
audio_info_1_reg |= ((down_mix & 0x1) << 15);
|
||||
|
||||
check_sum = 0;
|
||||
check_sum += HDMI_AUDIO_INFO_FRAME_PACKET_HEADER;
|
||||
check_sum += HDMI_AUDIO_INFO_FRAME_PACKET_VERSION;
|
||||
check_sum += HDMI_AUDIO_INFO_FRAME_PACKET_LENGTH;
|
||||
check_sum += channels;
|
||||
check_sum += channel_allocation;
|
||||
check_sum += (level_shift & 0xF) << 3 | (down_mix & 0x1) << 7;
|
||||
check_sum &= 0xFF;
|
||||
check_sum = (u8) (256 - check_sum);
|
||||
|
||||
audio_info_0_reg |= check_sum & 0xFF;
|
||||
audio_info_0_reg |= ((channels & 0x7) << 8);
|
||||
|
||||
/* Enable Audio InfoFrame Transmission */
|
||||
audio_info_ctrl_reg |= 0xF0;
|
||||
|
||||
if (layout) {
|
||||
/* Set the Layout bit */
|
||||
hdmi_debug_reg |= BIT(4);
|
||||
|
||||
/* Set the Sample Present bits */
|
||||
hdmi_debug_reg |= sample_present & 0xF;
|
||||
}
|
||||
end:
|
||||
hdmi_write(hdmi, HDMI_DEBUG, hdmi_debug_reg);
|
||||
hdmi_write(hdmi, HDMI_AUDIO_INFO0, audio_info_0_reg);
|
||||
hdmi_write(hdmi, HDMI_AUDIO_INFO1, audio_info_1_reg);
|
||||
hdmi_write(hdmi, HDMI_INFOFRAME_CTRL0, audio_info_ctrl_reg);
|
||||
}
|
||||
|
||||
int sde_hdmi_audio_on(struct hdmi *hdmi,
|
||||
struct msm_ext_disp_audio_setup_params *params)
|
||||
{
|
||||
struct sde_hdmi_audio audio;
|
||||
int rc = 0;
|
||||
|
||||
if (!hdmi) {
|
||||
SDE_ERROR("invalid HDMI Ctrl\n");
|
||||
rc = -ENODEV;
|
||||
goto end;
|
||||
}
|
||||
|
||||
audio.pclk = hdmi->pixclock;
|
||||
audio.params = *params;
|
||||
audio.hdmi = hdmi;
|
||||
|
||||
if (!audio.params.num_of_channels) {
|
||||
audio.params.sample_rate_hz = DEFAULT_AUDIO_SAMPLE_RATE_HZ;
|
||||
audio.params.num_of_channels = AUDIO_CHANNEL_2;
|
||||
}
|
||||
|
||||
_sde_hdmi_audio_acr_setup(&audio, true);
|
||||
_sde_hdmi_audio_infoframe_setup(&audio, true);
|
||||
|
||||
SDE_DEBUG("HDMI Audio: Enabled\n");
|
||||
end:
|
||||
return rc;
|
||||
}
|
||||
|
||||
void sde_hdmi_audio_off(struct hdmi *hdmi)
|
||||
{
|
||||
struct sde_hdmi_audio audio;
|
||||
int rc = 0;
|
||||
|
||||
if (!hdmi) {
|
||||
SDE_ERROR("invalid HDMI Ctrl\n");
|
||||
rc = -ENODEV;
|
||||
return;
|
||||
}
|
||||
|
||||
audio.hdmi = hdmi;
|
||||
|
||||
_sde_hdmi_audio_infoframe_setup(&audio, false);
|
||||
_sde_hdmi_audio_acr_setup(&audio, false);
|
||||
|
||||
SDE_DEBUG("HDMI Audio: Disabled\n");
|
||||
}
|
||||
|
||||
int sde_hdmi_config_avmute(struct hdmi *hdmi, bool set)
|
||||
{
|
||||
u32 av_mute_status;
|
||||
bool av_pkt_en = false;
|
||||
|
||||
if (!hdmi) {
|
||||
SDE_ERROR("invalid HDMI Ctrl\n");
|
||||
return -ENODEV;
|
||||
}
|
||||
|
||||
av_mute_status = hdmi_read(hdmi, HDMI_GC);
|
||||
|
||||
if (set) {
|
||||
if (!(av_mute_status & BIT(0))) {
|
||||
hdmi_write(hdmi, HDMI_GC, av_mute_status | BIT(0));
|
||||
av_pkt_en = true;
|
||||
}
|
||||
} else {
|
||||
if (av_mute_status & BIT(0)) {
|
||||
hdmi_write(hdmi, HDMI_GC, av_mute_status & ~BIT(0));
|
||||
av_pkt_en = true;
|
||||
}
|
||||
}
|
||||
|
||||
/* Enable AV Mute tranmission here */
|
||||
if (av_pkt_en)
|
||||
hdmi_write(hdmi, HDMI_VBI_PKT_CTRL,
|
||||
hdmi_read(hdmi, HDMI_VBI_PKT_CTRL) | (BIT(4) & BIT(5)));
|
||||
|
||||
SDE_DEBUG("AVMUTE %s\n", set ? "set" : "cleared");
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
300
drivers/gpu/drm/msm/hdmi-staging/sde_hdmi_regs.h
Normal file
300
drivers/gpu/drm/msm/hdmi-staging/sde_hdmi_regs.h
Normal file
|
|
@ -0,0 +1,300 @@
|
|||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 and
|
||||
* only version 2 as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef _SDE_HDMI_REGS_H
|
||||
#define _SDE_HDMI_REGS_H
|
||||
|
||||
/* HDMI_TX Registers */
|
||||
#define HDMI_CTRL (0x00000000)
|
||||
#define HDMI_TEST_PATTERN (0x00000010)
|
||||
#define HDMI_RANDOM_PATTERN (0x00000014)
|
||||
#define HDMI_PKT_BLK_CTRL (0x00000018)
|
||||
#define HDMI_STATUS (0x0000001C)
|
||||
#define HDMI_AUDIO_PKT_CTRL (0x00000020)
|
||||
#define HDMI_ACR_PKT_CTRL (0x00000024)
|
||||
#define HDMI_VBI_PKT_CTRL (0x00000028)
|
||||
#define HDMI_INFOFRAME_CTRL0 (0x0000002C)
|
||||
#define HDMI_INFOFRAME_CTRL1 (0x00000030)
|
||||
#define HDMI_GEN_PKT_CTRL (0x00000034)
|
||||
#define HDMI_ACP (0x0000003C)
|
||||
#define HDMI_GC (0x00000040)
|
||||
#define HDMI_AUDIO_PKT_CTRL2 (0x00000044)
|
||||
#define HDMI_ISRC1_0 (0x00000048)
|
||||
#define HDMI_ISRC1_1 (0x0000004C)
|
||||
#define HDMI_ISRC1_2 (0x00000050)
|
||||
#define HDMI_ISRC1_3 (0x00000054)
|
||||
#define HDMI_ISRC1_4 (0x00000058)
|
||||
#define HDMI_ISRC2_0 (0x0000005C)
|
||||
#define HDMI_ISRC2_1 (0x00000060)
|
||||
#define HDMI_ISRC2_2 (0x00000064)
|
||||
#define HDMI_ISRC2_3 (0x00000068)
|
||||
#define HDMI_AVI_INFO0 (0x0000006C)
|
||||
#define HDMI_AVI_INFO1 (0x00000070)
|
||||
#define HDMI_AVI_INFO2 (0x00000074)
|
||||
#define HDMI_AVI_INFO3 (0x00000078)
|
||||
#define HDMI_MPEG_INFO0 (0x0000007C)
|
||||
#define HDMI_MPEG_INFO1 (0x00000080)
|
||||
#define HDMI_GENERIC0_HDR (0x00000084)
|
||||
#define HDMI_GENERIC0_0 (0x00000088)
|
||||
#define HDMI_GENERIC0_1 (0x0000008C)
|
||||
#define HDMI_GENERIC0_2 (0x00000090)
|
||||
#define HDMI_GENERIC0_3 (0x00000094)
|
||||
#define HDMI_GENERIC0_4 (0x00000098)
|
||||
#define HDMI_GENERIC0_5 (0x0000009C)
|
||||
#define HDMI_GENERIC0_6 (0x000000A0)
|
||||
#define HDMI_GENERIC1_HDR (0x000000A4)
|
||||
#define HDMI_GENERIC1_0 (0x000000A8)
|
||||
#define HDMI_GENERIC1_1 (0x000000AC)
|
||||
#define HDMI_GENERIC1_2 (0x000000B0)
|
||||
#define HDMI_GENERIC1_3 (0x000000B4)
|
||||
#define HDMI_GENERIC1_4 (0x000000B8)
|
||||
#define HDMI_GENERIC1_5 (0x000000BC)
|
||||
#define HDMI_GENERIC1_6 (0x000000C0)
|
||||
#define HDMI_ACR_32_0 (0x000000C4)
|
||||
#define HDMI_ACR_32_1 (0x000000C8)
|
||||
#define HDMI_ACR_44_0 (0x000000CC)
|
||||
#define HDMI_ACR_44_1 (0x000000D0)
|
||||
#define HDMI_ACR_48_0 (0x000000D4)
|
||||
#define HDMI_ACR_48_1 (0x000000D8)
|
||||
#define HDMI_ACR_STATUS_0 (0x000000DC)
|
||||
#define HDMI_ACR_STATUS_1 (0x000000E0)
|
||||
#define HDMI_AUDIO_INFO0 (0x000000E4)
|
||||
#define HDMI_AUDIO_INFO1 (0x000000E8)
|
||||
#define HDMI_CS_60958_0 (0x000000EC)
|
||||
#define HDMI_CS_60958_1 (0x000000F0)
|
||||
#define HDMI_RAMP_CTRL0 (0x000000F8)
|
||||
#define HDMI_RAMP_CTRL1 (0x000000FC)
|
||||
#define HDMI_RAMP_CTRL2 (0x00000100)
|
||||
#define HDMI_RAMP_CTRL3 (0x00000104)
|
||||
#define HDMI_CS_60958_2 (0x00000108)
|
||||
#define HDMI_HDCP_CTRL2 (0x0000010C)
|
||||
#define HDMI_HDCP_CTRL (0x00000110)
|
||||
#define HDMI_HDCP_DEBUG_CTRL (0x00000114)
|
||||
#define HDMI_HDCP_INT_CTRL (0x00000118)
|
||||
#define HDMI_HDCP_LINK0_STATUS (0x0000011C)
|
||||
#define HDMI_HDCP_DDC_CTRL_0 (0x00000120)
|
||||
#define HDMI_HDCP_DDC_CTRL_1 (0x00000124)
|
||||
#define HDMI_HDCP_DDC_STATUS (0x00000128)
|
||||
#define HDMI_HDCP_ENTROPY_CTRL0 (0x0000012C)
|
||||
#define HDMI_HDCP_RESET (0x00000130)
|
||||
#define HDMI_HDCP_RCVPORT_DATA0 (0x00000134)
|
||||
#define HDMI_HDCP_RCVPORT_DATA1 (0x00000138)
|
||||
#define HDMI_HDCP_RCVPORT_DATA2_0 (0x0000013C)
|
||||
#define HDMI_HDCP_RCVPORT_DATA2_1 (0x00000140)
|
||||
#define HDMI_HDCP_RCVPORT_DATA3 (0x00000144)
|
||||
#define HDMI_HDCP_RCVPORT_DATA4 (0x00000148)
|
||||
#define HDMI_HDCP_RCVPORT_DATA5 (0x0000014C)
|
||||
#define HDMI_HDCP_RCVPORT_DATA6 (0x00000150)
|
||||
#define HDMI_HDCP_RCVPORT_DATA7 (0x00000154)
|
||||
#define HDMI_HDCP_RCVPORT_DATA8 (0x00000158)
|
||||
#define HDMI_HDCP_RCVPORT_DATA9 (0x0000015C)
|
||||
#define HDMI_HDCP_RCVPORT_DATA10 (0x00000160)
|
||||
#define HDMI_HDCP_RCVPORT_DATA11 (0x00000164)
|
||||
#define HDMI_HDCP_RCVPORT_DATA12 (0x00000168)
|
||||
#define HDMI_VENSPEC_INFO0 (0x0000016C)
|
||||
#define HDMI_VENSPEC_INFO1 (0x00000170)
|
||||
#define HDMI_VENSPEC_INFO2 (0x00000174)
|
||||
#define HDMI_VENSPEC_INFO3 (0x00000178)
|
||||
#define HDMI_VENSPEC_INFO4 (0x0000017C)
|
||||
#define HDMI_VENSPEC_INFO5 (0x00000180)
|
||||
#define HDMI_VENSPEC_INFO6 (0x00000184)
|
||||
#define HDMI_HDCP_DEBUG (0x00000194)
|
||||
#define HDMI_TMDS_CTRL_CHAR (0x0000019C)
|
||||
#define HDMI_TMDS_CTRL_SEL (0x000001A4)
|
||||
#define HDMI_TMDS_SYNCCHAR01 (0x000001A8)
|
||||
#define HDMI_TMDS_SYNCCHAR23 (0x000001AC)
|
||||
#define HDMI_TMDS_DEBUG (0x000001B4)
|
||||
#define HDMI_TMDS_CTL_BITS (0x000001B8)
|
||||
#define HDMI_TMDS_DCBAL_CTRL (0x000001BC)
|
||||
#define HDMI_TMDS_DCBAL_CHAR (0x000001C0)
|
||||
#define HDMI_TMDS_CTL01_GEN (0x000001C8)
|
||||
#define HDMI_TMDS_CTL23_GEN (0x000001CC)
|
||||
#define HDMI_AUDIO_CFG (0x000001D0)
|
||||
#define HDMI_DEBUG (0x00000204)
|
||||
#define HDMI_USEC_REFTIMER (0x00000208)
|
||||
#define HDMI_DDC_CTRL (0x0000020C)
|
||||
#define HDMI_DDC_ARBITRATION (0x00000210)
|
||||
#define HDMI_DDC_INT_CTRL (0x00000214)
|
||||
#define HDMI_DDC_SW_STATUS (0x00000218)
|
||||
#define HDMI_DDC_HW_STATUS (0x0000021C)
|
||||
#define HDMI_DDC_SPEED (0x00000220)
|
||||
#define HDMI_DDC_SETUP (0x00000224)
|
||||
#define HDMI_DDC_TRANS0 (0x00000228)
|
||||
#define HDMI_DDC_TRANS1 (0x0000022C)
|
||||
#define HDMI_DDC_TRANS2 (0x00000230)
|
||||
#define HDMI_DDC_TRANS3 (0x00000234)
|
||||
#define HDMI_DDC_DATA (0x00000238)
|
||||
#define HDMI_HDCP_SHA_CTRL (0x0000023C)
|
||||
#define HDMI_HDCP_SHA_STATUS (0x00000240)
|
||||
#define HDMI_HDCP_SHA_DATA (0x00000244)
|
||||
#define HDMI_HDCP_SHA_DBG_M0_0 (0x00000248)
|
||||
#define HDMI_HDCP_SHA_DBG_M0_1 (0x0000024C)
|
||||
#define HDMI_HPD_INT_STATUS (0x00000250)
|
||||
#define HDMI_HPD_INT_CTRL (0x00000254)
|
||||
#define HDMI_HPD_CTRL (0x00000258)
|
||||
#define HDMI_HDCP_ENTROPY_CTRL1 (0x0000025C)
|
||||
#define HDMI_HDCP_SW_UPPER_AN (0x00000260)
|
||||
#define HDMI_HDCP_SW_LOWER_AN (0x00000264)
|
||||
#define HDMI_CRC_CTRL (0x00000268)
|
||||
#define HDMI_VID_CRC (0x0000026C)
|
||||
#define HDMI_AUD_CRC (0x00000270)
|
||||
#define HDMI_VBI_CRC (0x00000274)
|
||||
#define HDMI_DDC_REF (0x0000027C)
|
||||
#define HDMI_HDCP_SW_UPPER_AKSV (0x00000284)
|
||||
#define HDMI_HDCP_SW_LOWER_AKSV (0x00000288)
|
||||
#define HDMI_CEC_CTRL (0x0000028C)
|
||||
#define HDMI_CEC_WR_DATA (0x00000290)
|
||||
#define HDMI_CEC_RETRANSMIT (0x00000294)
|
||||
#define HDMI_CEC_STATUS (0x00000298)
|
||||
#define HDMI_CEC_INT (0x0000029C)
|
||||
#define HDMI_CEC_ADDR (0x000002A0)
|
||||
#define HDMI_CEC_TIME (0x000002A4)
|
||||
#define HDMI_CEC_REFTIMER (0x000002A8)
|
||||
#define HDMI_CEC_RD_DATA (0x000002AC)
|
||||
#define HDMI_CEC_RD_FILTER (0x000002B0)
|
||||
#define HDMI_ACTIVE_H (0x000002B4)
|
||||
#define HDMI_ACTIVE_V (0x000002B8)
|
||||
#define HDMI_ACTIVE_V_F2 (0x000002BC)
|
||||
#define HDMI_TOTAL (0x000002C0)
|
||||
#define HDMI_V_TOTAL_F2 (0x000002C4)
|
||||
#define HDMI_FRAME_CTRL (0x000002C8)
|
||||
#define HDMI_AUD_INT (0x000002CC)
|
||||
#define HDMI_DEBUG_BUS_CTRL (0x000002D0)
|
||||
#define HDMI_PHY_CTRL (0x000002D4)
|
||||
#define HDMI_CEC_WR_RANGE (0x000002DC)
|
||||
#define HDMI_CEC_RD_RANGE (0x000002E0)
|
||||
#define HDMI_VERSION (0x000002E4)
|
||||
#define HDMI_BIST_ENABLE (0x000002F4)
|
||||
#define HDMI_TIMING_ENGINE_EN (0x000002F8)
|
||||
#define HDMI_INTF_CONFIG (0x000002FC)
|
||||
#define HDMI_HSYNC_CTL (0x00000300)
|
||||
#define HDMI_VSYNC_PERIOD_F0 (0x00000304)
|
||||
#define HDMI_VSYNC_PERIOD_F1 (0x00000308)
|
||||
#define HDMI_VSYNC_PULSE_WIDTH_F0 (0x0000030C)
|
||||
#define HDMI_VSYNC_PULSE_WIDTH_F1 (0x00000310)
|
||||
#define HDMI_DISPLAY_V_START_F0 (0x00000314)
|
||||
#define HDMI_DISPLAY_V_START_F1 (0x00000318)
|
||||
#define HDMI_DISPLAY_V_END_F0 (0x0000031C)
|
||||
#define HDMI_DISPLAY_V_END_F1 (0x00000320)
|
||||
#define HDMI_ACTIVE_V_START_F0 (0x00000324)
|
||||
#define HDMI_ACTIVE_V_START_F1 (0x00000328)
|
||||
#define HDMI_ACTIVE_V_END_F0 (0x0000032C)
|
||||
#define HDMI_ACTIVE_V_END_F1 (0x00000330)
|
||||
#define HDMI_DISPLAY_HCTL (0x00000334)
|
||||
#define HDMI_ACTIVE_HCTL (0x00000338)
|
||||
#define HDMI_HSYNC_SKEW (0x0000033C)
|
||||
#define HDMI_POLARITY_CTL (0x00000340)
|
||||
#define HDMI_TPG_MAIN_CONTROL (0x00000344)
|
||||
#define HDMI_TPG_VIDEO_CONFIG (0x00000348)
|
||||
#define HDMI_TPG_COMPONENT_LIMITS (0x0000034C)
|
||||
#define HDMI_TPG_RECTANGLE (0x00000350)
|
||||
#define HDMI_TPG_INITIAL_VALUE (0x00000354)
|
||||
#define HDMI_TPG_BLK_WHT_PATTERN_FRAMES (0x00000358)
|
||||
#define HDMI_TPG_RGB_MAPPING (0x0000035C)
|
||||
#define HDMI_CEC_COMPL_CTL (0x00000360)
|
||||
#define HDMI_CEC_RD_START_RANGE (0x00000364)
|
||||
#define HDMI_CEC_RD_TOTAL_RANGE (0x00000368)
|
||||
#define HDMI_CEC_RD_ERR_RESP_LO (0x0000036C)
|
||||
#define HDMI_CEC_WR_CHECK_CONFIG (0x00000370)
|
||||
#define HDMI_INTERNAL_TIMING_MODE (0x00000374)
|
||||
#define HDMI_CTRL_SW_RESET (0x00000378)
|
||||
#define HDMI_CTRL_AUDIO_RESET (0x0000037C)
|
||||
#define HDMI_SCRATCH (0x00000380)
|
||||
#define HDMI_CLK_CTRL (0x00000384)
|
||||
#define HDMI_CLK_ACTIVE (0x00000388)
|
||||
#define HDMI_VBI_CFG (0x0000038C)
|
||||
#define HDMI_DDC_INT_CTRL0 (0x00000430)
|
||||
#define HDMI_DDC_INT_CTRL1 (0x00000434)
|
||||
#define HDMI_DDC_INT_CTRL2 (0x00000438)
|
||||
#define HDMI_DDC_INT_CTRL3 (0x0000043C)
|
||||
#define HDMI_DDC_INT_CTRL4 (0x00000440)
|
||||
#define HDMI_DDC_INT_CTRL5 (0x00000444)
|
||||
#define HDMI_HDCP2P2_DDC_CTRL (0x0000044C)
|
||||
#define HDMI_HDCP2P2_DDC_TIMER_CTRL (0x00000450)
|
||||
#define HDMI_HDCP2P2_DDC_TIMER_CTRL2 (0x00000454)
|
||||
#define HDMI_HDCP2P2_DDC_STATUS (0x00000458)
|
||||
#define HDMI_SCRAMBLER_STATUS_DDC_CTRL (0x00000464)
|
||||
#define HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL (0x00000468)
|
||||
#define HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2 (0x0000046C)
|
||||
#define HDMI_SCRAMBLER_STATUS_DDC_STATUS (0x00000470)
|
||||
#define HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS (0x00000474)
|
||||
#define HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2 (0x00000478)
|
||||
#define HDMI_HW_DDC_CTRL (0x000004CC)
|
||||
#define HDMI_HDCP2P2_DDC_SW_TRIGGER (0x000004D0)
|
||||
#define HDMI_HDCP_STATUS (0x00000500)
|
||||
#define HDMI_HDCP_INT_CTRL2 (0x00000504)
|
||||
|
||||
/* HDMI PHY Registers */
|
||||
#define HDMI_PHY_ANA_CFG0 (0x00000000)
|
||||
#define HDMI_PHY_ANA_CFG1 (0x00000004)
|
||||
#define HDMI_PHY_PD_CTRL0 (0x00000010)
|
||||
#define HDMI_PHY_PD_CTRL1 (0x00000014)
|
||||
#define HDMI_PHY_BIST_CFG0 (0x00000034)
|
||||
#define HDMI_PHY_BIST_PATN0 (0x0000003C)
|
||||
#define HDMI_PHY_BIST_PATN1 (0x00000040)
|
||||
#define HDMI_PHY_BIST_PATN2 (0x00000044)
|
||||
#define HDMI_PHY_BIST_PATN3 (0x00000048)
|
||||
|
||||
/* QFPROM Registers for HDMI/HDCP */
|
||||
#define QFPROM_RAW_FEAT_CONFIG_ROW0_LSB (0x000000F8)
|
||||
#define QFPROM_RAW_FEAT_CONFIG_ROW0_MSB (0x000000FC)
|
||||
#define QFPROM_RAW_VERSION_4 (0x000000A8)
|
||||
#define SEC_CTRL_HW_VERSION (0x00006000)
|
||||
#define HDCP_KSV_LSB (0x000060D8)
|
||||
#define HDCP_KSV_MSB (0x000060DC)
|
||||
#define HDCP_KSV_VERSION_4_OFFSET (0x00000014)
|
||||
|
||||
/* SEC_CTRL version that supports HDCP SEL */
|
||||
#define HDCP_SEL_MIN_SEC_VERSION (0x50010000)
|
||||
|
||||
#define LPASS_LPAIF_RDDMA_CTL0 (0xFE152000)
|
||||
#define LPASS_LPAIF_RDDMA_PER_CNT0 (0x00000014)
|
||||
|
||||
/* TX major version that supports scrambling */
|
||||
#define HDMI_TX_SCRAMBLER_MIN_TX_VERSION 0x04
|
||||
|
||||
/* TX major versions */
|
||||
#define HDMI_TX_VERSION_4 4
|
||||
#define HDMI_TX_VERSION_3 3
|
||||
|
||||
/* HDMI SCDC register offsets */
|
||||
#define HDMI_SCDC_UPDATE_0 0x10
|
||||
#define HDMI_SCDC_UPDATE_1 0x11
|
||||
#define HDMI_SCDC_TMDS_CONFIG 0x20
|
||||
#define HDMI_SCDC_SCRAMBLER_STATUS 0x21
|
||||
#define HDMI_SCDC_CONFIG_0 0x30
|
||||
#define HDMI_SCDC_STATUS_FLAGS_0 0x40
|
||||
#define HDMI_SCDC_STATUS_FLAGS_1 0x41
|
||||
#define HDMI_SCDC_ERR_DET_0_L 0x50
|
||||
#define HDMI_SCDC_ERR_DET_0_H 0x51
|
||||
#define HDMI_SCDC_ERR_DET_1_L 0x52
|
||||
#define HDMI_SCDC_ERR_DET_1_H 0x53
|
||||
#define HDMI_SCDC_ERR_DET_2_L 0x54
|
||||
#define HDMI_SCDC_ERR_DET_2_H 0x55
|
||||
#define HDMI_SCDC_ERR_DET_CHECKSUM 0x56
|
||||
|
||||
/* HDCP secure registers directly accessible to HLOS since HDMI controller
|
||||
* version major version 4.0
|
||||
*/
|
||||
#define HDCP_SEC_TZ_HV_HLOS_HDCP_RCVPORT_DATA0 (0x00000004)
|
||||
#define HDCP_SEC_TZ_HV_HLOS_HDCP_RCVPORT_DATA1 (0x00000008)
|
||||
#define HDCP_SEC_TZ_HV_HLOS_HDCP_RCVPORT_DATA7 (0x0000000C)
|
||||
#define HDCP_SEC_TZ_HV_HLOS_HDCP_RCVPORT_DATA8 (0x00000010)
|
||||
#define HDCP_SEC_TZ_HV_HLOS_HDCP_RCVPORT_DATA9 (0x00000014)
|
||||
#define HDCP_SEC_TZ_HV_HLOS_HDCP_RCVPORT_DATA10 (0x00000018)
|
||||
#define HDCP_SEC_TZ_HV_HLOS_HDCP_RCVPORT_DATA11 (0x0000001C)
|
||||
#define HDCP_SEC_TZ_HV_HLOS_HDCP_RCVPORT_DATA12 (0x00000020)
|
||||
#define HDCP_SEC_TZ_HV_HLOS_HDCP_SHA_CTRL (0x00000024)
|
||||
#define HDCP_SEC_TZ_HV_HLOS_HDCP_SHA_DATA (0x00000028)
|
||||
|
||||
#endif /* _SDE_HDMI_REGS_H */
|
||||
|
||||
Loading…
Add table
Reference in a new issue