evie/android_kernel_oneplus_msm8998
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

ARM: dts: msm: set clock rate before enabling in msmcobalt

Browse source 
Clock must be set before enabling it.
Enabling clock before setting it may run the clock at a lower
rate than required.

CRs-Fixed: 1046014
Signed-off-by: Rajesh Bondugula <rajeshb@codeaurora.org>
Change-Id: I92618b736e637b1575a77a7fc18dd384919ed927
This commit is contained in:
Rajesh Bondugula 2016-09-21 11:43:56 -07:00 • committed by Gerrit - the friendly Code Review server
parent fd39134867
commit 65ef6dc3d1
1 changed files with 28 additions and 31 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

59
arch/arm/boot/dts/qcom/msmcobalt-camera.dtsi
View file

@ -147,21 +147,20 @@
<&clock_mmss clk_mmss_camss_top_ahb_clk>, <&clock_mmss clk_mmss_camss_top_ahb_clk>,
<&clock_mmss clk_mmss_camss_ispif_ahb_clk>, <&clock_mmss clk_mmss_camss_ispif_ahb_clk>,
<&clock_mmss clk_csi0_clk_src>, <&clock_mmss clk_csi0_clk_src>,
<&clock_mmss clk_csiphy_clk_src>,
<&clock_mmss clk_mmss_camss_csi0_clk>, <&clock_mmss clk_mmss_camss_csi0_clk>,
<&clock_mmss clk_mmss_camss_csiphy0_clk>,
<&clock_mmss clk_mmss_camss_csi0_ahb_clk>, <&clock_mmss clk_mmss_camss_csi0_ahb_clk>,
<&clock_mmss clk_mmss_camss_csi0rdi_clk>, <&clock_mmss clk_mmss_camss_csi0rdi_clk>,
<&clock_mmss clk_mmss_camss_csi0pix_clk>, <&clock_mmss clk_mmss_camss_csi0pix_clk>,
<&clock_mmss clk_mmss_camss_cphy_csid0_clk>, <&clock_mmss clk_mmss_camss_cphy_csid0_clk>;
<&clock_mmss clk_csiphy_clk_src>;
clock-names = "mmssnoc_axi", "mnoc_ahb", clock-names = "mmssnoc_axi", "mnoc_ahb",
"bmic_smmu_ahb", "bmic_smmu_axi", "bmic_smmu_ahb", "bmic_smmu_axi",
"camss_ahb_clk", "camss_top_ahb_clk", "camss_ahb_clk", "camss_top_ahb_clk",
"ispif_ahb_clk", "csi_src_clk", "csi_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
"csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
"csi_pix_clk", "cphy_csid_clk", "cphy_clk_src"; "csi_pix_clk", "cphy_csid_clk";
qcom,clock-rates = <0 0 0 0 0 0 0 256000000 0 0 0 0 0 0 qcom,clock-rates = <0 0 0 0 0 0 0 256000000 256000000
256000000>; 0 0 0 0 0>;
status = "ok"; status = "ok";
}; };
@ -186,21 +185,20 @@
<&clock_mmss clk_mmss_camss_top_ahb_clk>, <&clock_mmss clk_mmss_camss_top_ahb_clk>,
<&clock_mmss clk_mmss_camss_ispif_ahb_clk>, <&clock_mmss clk_mmss_camss_ispif_ahb_clk>,
<&clock_mmss clk_csi1_clk_src>, <&clock_mmss clk_csi1_clk_src>,
<&clock_mmss clk_csiphy_clk_src>,
<&clock_mmss clk_mmss_camss_csi1_clk>, <&clock_mmss clk_mmss_camss_csi1_clk>,
<&clock_mmss clk_mmss_camss_csiphy1_clk>,
<&clock_mmss clk_mmss_camss_csi1_ahb_clk>, <&clock_mmss clk_mmss_camss_csi1_ahb_clk>,
<&clock_mmss clk_mmss_camss_csi1rdi_clk>, <&clock_mmss clk_mmss_camss_csi1rdi_clk>,
<&clock_mmss clk_mmss_camss_csi1pix_clk>, <&clock_mmss clk_mmss_camss_csi1pix_clk>,
<&clock_mmss clk_mmss_camss_cphy_csid1_clk>, <&clock_mmss clk_mmss_camss_cphy_csid1_clk>;
<&clock_mmss clk_csiphy_clk_src>;
clock-names = "mmssnoc_axi", "mnoc_ahb", clock-names = "mmssnoc_axi", "mnoc_ahb",
"bmic_smmu_ahb", "bmic_smmu_axi", "bmic_smmu_ahb", "bmic_smmu_axi",
"camss_ahb_clk", "camss_top_ahb_clk", "camss_ahb_clk", "camss_top_ahb_clk",
"ispif_ahb_clk", "csi_src_clk", "csi_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
"csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
"csi_pix_clk", "cphy_csid_clk", "cphy_clk_src"; "csi_pix_clk", "cphy_csid_clk";
qcom,clock-rates = <0 0 0 0 0 0 0 256000000 0 0 0 0 0 0 qcom,clock-rates = <0 0 0 0 0 0 0 256000000 256000000
256000000>; 0 0 0 0 0>;
status = "ok"; status = "ok";
}; };
@ -225,21 +223,20 @@
<&clock_mmss clk_mmss_camss_top_ahb_clk>, <&clock_mmss clk_mmss_camss_top_ahb_clk>,
<&clock_mmss clk_mmss_camss_ispif_ahb_clk>, <&clock_mmss clk_mmss_camss_ispif_ahb_clk>,
<&clock_mmss clk_csi2_clk_src>, <&clock_mmss clk_csi2_clk_src>,
<&clock_mmss clk_csiphy_clk_src>,
<&clock_mmss clk_mmss_camss_csi2_clk>, <&clock_mmss clk_mmss_camss_csi2_clk>,
<&clock_mmss clk_mmss_camss_csiphy2_clk>,
<&clock_mmss clk_mmss_camss_csi2_ahb_clk>, <&clock_mmss clk_mmss_camss_csi2_ahb_clk>,
<&clock_mmss clk_mmss_camss_csi2rdi_clk>, <&clock_mmss clk_mmss_camss_csi2rdi_clk>,
<&clock_mmss clk_mmss_camss_csi2pix_clk>, <&clock_mmss clk_mmss_camss_csi2pix_clk>,
<&clock_mmss clk_mmss_camss_cphy_csid2_clk>, <&clock_mmss clk_mmss_camss_cphy_csid2_clk>;
<&clock_mmss clk_csiphy_clk_src>;
clock-names = "mmssnoc_axi", "mnoc_ahb", clock-names = "mmssnoc_axi", "mnoc_ahb",
"bmic_smmu_ahb", "bmic_smmu_axi", "bmic_smmu_ahb", "bmic_smmu_axi",
"camss_ahb_clk", "camss_top_ahb_clk", "camss_ahb_clk", "camss_top_ahb_clk",
"ispif_ahb_clk", "csi_src_clk", "csi_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
"csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
"csi_pix_clk", "cphy_csid_clk", "cphy_clk_src"; "csi_pix_clk", "cphy_csid_clk";
qcom,clock-rates = <0 0 0 0 0 0 0 256000000 0 0 0 0 0 0 qcom,clock-rates = <0 0 0 0 0 0 0 256000000 256000000
256000000>; 0 0 0 0 0>;
status = "ok"; status = "ok";
}; };
@ -264,20 +261,20 @@
<&clock_mmss clk_mmss_camss_top_ahb_clk>, <&clock_mmss clk_mmss_camss_top_ahb_clk>,
<&clock_mmss clk_mmss_camss_ispif_ahb_clk>, <&clock_mmss clk_mmss_camss_ispif_ahb_clk>,
<&clock_mmss clk_csi3_clk_src>, <&clock_mmss clk_csi3_clk_src>,
<&clock_mmss clk_csiphy_clk_src>,
<&clock_mmss clk_mmss_camss_csi3_clk>, <&clock_mmss clk_mmss_camss_csi3_clk>,
<&clock_mmss clk_mmss_camss_csi3_ahb_clk>, <&clock_mmss clk_mmss_camss_csi3_ahb_clk>,
<&clock_mmss clk_mmss_camss_csi3rdi_clk>, <&clock_mmss clk_mmss_camss_csi3rdi_clk>,
<&clock_mmss clk_mmss_camss_csi3pix_clk>, <&clock_mmss clk_mmss_camss_csi3pix_clk>,
<&clock_mmss clk_mmss_camss_cphy_csid1_clk>, <&clock_mmss clk_mmss_camss_cphy_csid3_clk>;
<&clock_mmss clk_csiphy_clk_src>;
clock-names = "mmssnoc_axi", "mnoc_ahb", clock-names = "mmssnoc_axi", "mnoc_ahb",
"bmic_smmu_ahb", "bmic_smmu_axi", "bmic_smmu_ahb", "bmic_smmu_axi",
"camss_ahb_clk", "camss_top_ahb_clk", "camss_ahb_clk", "camss_top_ahb_clk",
"ispif_ahb_clk", "csi_src_clk", "csi_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
"csi_ahb_clk", "csi_rdi_clk", "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
"csi_pix_clk", "cphy_csid_clk", "cphy_clk_src"; "csi_pix_clk", "cphy_csid_clk";
qcom,clock-rates = <0 0 0 0 0 0 0 256000000 0 0 0 0 0 qcom,clock-rates = <0 0 0 0 0 0 0 256000000 256000000
256000000>; 0 0 0 0 0>;
status = "ok"; status = "ok";
}; };