evie/android_kernel_oneplus_msm8998
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

msm: kgsl: Add gcc_gpu_iref_clk to list of GPU clocks

Browse source 
GPU will vote off gcc_gpu_iref_clk when going to low power modes.

CRs-Fixed: 1024948
Change-Id: I13b7a70f1fa748f2f4cdfb485dda2f7857e0b3d2
Signed-off-by: Oleg Perelet <operelet@codeaurora.org>
This commit is contained in:
Oleg Perelet 2016-06-07 12:30:14 -07:00 • committed by Kyle Yan
parent a0605c537e
commit 6e4ffe07ab
4 changed files with 9 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
Documentation/devicetree/bindings/gpu/adreno.txt
View file

@ -25,7 +25,8 @@ Required properties:
order as the clocks property.
Current values of clock-names are:
"src_clk", "core_clk", "iface_clk", "mem_clk", "mem_iface_clk",
"alt_mem_iface_clk", "rbbmtimer_clk", "alwayson_clk"
"alt_mem_iface_clk", "rbbmtimer_clk", "alwayson_clk",
"iref_clk"
"core_clk" and "iface_clk" are required and others are optional
- qcom,base-leakage-coefficient: Dynamic leakage coefficient.

6
arch/arm/boot/dts/qcom/msmcobalt-gpu.dtsi
View file

@ -84,10 +84,12 @@
<&clock_gcc clk_gcc_bimc_gfx_clk>,
<&clock_gcc clk_gcc_gpu_bimc_gfx_clk>,
<&clock_gpu clk_gpucc_gfx3d_isense_clk>,
<&clock_gpu clk_gpucc_rbcpr_clk>;
<&clock_gpu clk_gpucc_rbcpr_clk>,
<&clock_gcc clk_gcc_gpu_iref_clk>;
clock-names = "core_clk", "iface_clk", "rbbmtimer_clk",
"mem_clk", "mem_iface_clk", "isense_clk", "rbcpr_clk";
"mem_clk", "mem_iface_clk", "isense_clk", "rbcpr_clk",
"iref_clk";
/* Bus Scale Settings */
qcom,gpubw-dev = <&gpubw>;

3
drivers/gpu/msm/kgsl_pwrctrl.c
View file

@ -64,7 +64,8 @@ static const char * const clocks[] = {
"gtcu_iface_clk",
"alwayson_clk",
"isense_clk",
"rbcpr_clk"
"rbcpr_clk",
"iref_clk"
};
static unsigned int ib_votes[KGSL_MAX_BUSLEVELS];

2
drivers/gpu/msm/kgsl_pwrctrl.h
View file

@ -25,7 +25,7 @@
#define KGSL_PWR_ON 0xFFFF
#define KGSL_MAX_CLKS 13
#define KGSL_MAX_CLKS 14
#define KGSL_MAX_REGULATORS 2
#define KGSL_MAX_PWRLEVELS 10