ARM: dts: msm: Add icnss node for msmtriton
Add Adrestea base memory address and Copy Engine interrupt mapping entry. CRs-fixed: 1075000 Change-Id: I4eab7df3f64f0727afd7202c03ab0343f23ef84d Signed-off-by: Hardik Kantilal Patel <hkpatel@codeaurora.org>
This commit is contained in:
parent
54391382b3
commit
6fc3c57c8e
1 changed files with 21 additions and 0 deletions
|
@ -490,4 +490,25 @@
|
|||
qcom,xprt-version = <1>;
|
||||
qcom,fragmented-data;
|
||||
};
|
||||
|
||||
qcom,icnss@18800000 {
|
||||
status = "disabled";
|
||||
compatible = "qcom,icnss";
|
||||
reg = <0x18800000 0x800000>,
|
||||
<0x10ac000 0x20>;
|
||||
reg-names = "membase", "mpm_config";
|
||||
interrupts = <0 413 0>, /* CE0 */
|
||||
<0 414 0>, /* CE1 */
|
||||
<0 415 0>, /* CE2 */
|
||||
<0 416 0>, /* CE3 */
|
||||
<0 417 0>, /* CE4 */
|
||||
<0 418 0>, /* CE5 */
|
||||
<0 420 0>, /* CE6 */
|
||||
<0 421 0>, /* CE7 */
|
||||
<0 422 0>, /* CE8 */
|
||||
<0 423 0>, /* CE9 */
|
||||
<0 424 0>, /* CE10 */
|
||||
<0 425 0>; /* CE11 */
|
||||
qcom,wlan-msa-memory = <0x100000>;
|
||||
};
|
||||
};
|
||||
|
|
Loading…
Add table
Reference in a new issue