ARM: dts: msm: add SPMI PMIC arbiter device for MSMCOBALT
Configure the SPMI PMIC arbiter device for MSMCOBALT. Change-Id: I6ce0e9724acff8309e0f518a243b3e2b25c80bcf Signed-off-by: Nicholas Troast <ntroast@codeaurora.org>
This commit is contained in:
parent
0ea6cc5218
commit
7273d3ab9d
1 changed files with 19 additions and 0 deletions
|
@ -295,6 +295,25 @@
|
|||
reg-names = "pshold-base", "tcsr-boot-misc-detect";
|
||||
};
|
||||
|
||||
spmi_bus: qcom,spmi@800f000 {
|
||||
compatible = "qcom,spmi-pmic-arb";
|
||||
reg = <0x800f000 0x1000>,
|
||||
<0x8400000 0xffe024>,
|
||||
<0x9400000 0xffe020>,
|
||||
<0xa400000 0x207040>,
|
||||
<0x800a000 0x202c>;
|
||||
reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
|
||||
interrupt-names = "periph_irq";
|
||||
interrupts = <GIC_SPI 326 IRQ_TYPE_NONE>;
|
||||
qcom,ee = <0>;
|
||||
qcom,channel = <0>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <4>;
|
||||
cell-index = <0>;
|
||||
};
|
||||
|
||||
uartblsp1dm1: serial@0c170000 {
|
||||
compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
||||
reg = <0xc170000 0x1000>;
|
||||
|
|
Loading…
Add table
Reference in a new issue