ARM: dts: msm: update DDR BW voting on SDM660 target
SDM660 target has a dual DDR channel of width 16 bits. Update DDR BW voting considering per channel voting. Change-Id: I760e0149c75c7968e307d3ca71a5d7b7985c3b32 Signed-off-by: Santosh Mardi <gsantosh@codeaurora.org>
This commit is contained in:
parent
242e8667ed
commit
731d10b197
1 changed files with 67 additions and 67 deletions
|
@ -968,19 +968,19 @@
|
|||
qcom,src-dst-ports = <1 512>;
|
||||
qcom,active-only;
|
||||
qcom,bw-tbl =
|
||||
< 762 /* 100 MHz */ >,
|
||||
< 1144 /* 150 MHz */ >,
|
||||
< 1525 /* 200 MHz */ >,
|
||||
< 2288 /* 300 MHz */ >,
|
||||
< 3143 /* 412 MHz */ >,
|
||||
< 4173 /* 547 MHz */ >,
|
||||
< 5195 /* 681 MHz */ >,
|
||||
< 5859 /* 768 MHz */ >,
|
||||
< 7759 /* 1017 MHz */ >,
|
||||
< 9887 /* 1296 MHz */ >,
|
||||
< 10327 /* 1353 MHz */ >,
|
||||
< 11863 /* 1555 MHz */ >,
|
||||
< 13763 /* 1804 MHz */ >;
|
||||
< 381 /* 100 MHz */ >,
|
||||
< 572 /* 150 MHz */ >,
|
||||
< 762 /* 200 MHz */ >,
|
||||
< 1144 /* 300 MHz */ >,
|
||||
< 1571 /* 412 MHz */ >,
|
||||
< 2086 /* 547 MHz */ >,
|
||||
< 2597 /* 681 MHz */ >,
|
||||
< 2929 /* 768 MHz */ >,
|
||||
< 3879 /* 1017 MHz */ >,
|
||||
< 4943 /* 1296 MHz */ >,
|
||||
< 5163 /* 1353 MHz */ >,
|
||||
< 5931 /* 1555 MHz */ >,
|
||||
< 6881 /* 1804 MHz */ >;
|
||||
};
|
||||
|
||||
bwmon: qcom,cpu-bwmon {
|
||||
|
@ -999,19 +999,19 @@
|
|||
qcom,src-dst-ports = <1 512>;
|
||||
qcom,active-only;
|
||||
qcom,bw-tbl =
|
||||
< 762 /* 100 MHz */ >,
|
||||
< 1144 /* 150 MHz */ >,
|
||||
< 1525 /* 200 MHz */ >,
|
||||
< 2288 /* 300 MHz */ >,
|
||||
< 3143 /* 412 MHz */ >,
|
||||
< 4173 /* 547 MHz */ >,
|
||||
< 5195 /* 681 MHz */ >,
|
||||
< 5859 /* 768 MHz */ >,
|
||||
< 7759 /* 1017 MHz */ >,
|
||||
< 9887 /* 1296 MHz */ >,
|
||||
< 10327 /* 1353 MHz */ >,
|
||||
< 11863 /* 1555 MHz */ >,
|
||||
< 13763 /* 1804 MHz */ >;
|
||||
< 381 /* 100 MHz */ >,
|
||||
< 572 /* 150 MHz */ >,
|
||||
< 762 /* 200 MHz */ >,
|
||||
< 1144 /* 300 MHz */ >,
|
||||
< 1571 /* 412 MHz */ >,
|
||||
< 2086 /* 547 MHz */ >,
|
||||
< 2597 /* 681 MHz */ >,
|
||||
< 2929 /* 768 MHz */ >,
|
||||
< 3879 /* 1017 MHz */ >,
|
||||
< 4943 /* 1296 MHz */ >,
|
||||
< 5163 /* 1353 MHz */ >,
|
||||
< 5931 /* 1555 MHz */ >,
|
||||
< 6881 /* 1804 MHz */ >;
|
||||
};
|
||||
|
||||
memlat_cpu0: qcom,memlat-cpu0 {
|
||||
|
@ -1020,19 +1020,19 @@
|
|||
qcom,src-dst-ports = <1 512>;
|
||||
qcom,active-only;
|
||||
qcom,bw-tbl =
|
||||
< 762 /* 100 MHz */ >,
|
||||
< 1144 /* 150 MHz */ >,
|
||||
< 1525 /* 200 MHz */ >,
|
||||
< 2288 /* 300 MHz */ >,
|
||||
< 3143 /* 412 MHz */ >,
|
||||
< 4173 /* 547 MHz */ >,
|
||||
< 5195 /* 681 MHz */ >,
|
||||
< 5859 /* 768 MHz */ >,
|
||||
< 7759 /* 1017 MHz */ >,
|
||||
< 9887 /* 1296 MHz */ >,
|
||||
< 10327 /* 1353 MHz */ >,
|
||||
< 11863 /* 1555 MHz */ >,
|
||||
< 13763 /* 1804 MHz */ >;
|
||||
< 381 /* 100 MHz */ >,
|
||||
< 572 /* 150 MHz */ >,
|
||||
< 762 /* 200 MHz */ >,
|
||||
< 1144 /* 300 MHz */ >,
|
||||
< 1571 /* 412 MHz */ >,
|
||||
< 2086 /* 547 MHz */ >,
|
||||
< 2597 /* 681 MHz */ >,
|
||||
< 2929 /* 768 MHz */ >,
|
||||
< 3879 /* 1017 MHz */ >,
|
||||
< 4943 /* 1296 MHz */ >,
|
||||
< 5163 /* 1353 MHz */ >,
|
||||
< 5931 /* 1555 MHz */ >,
|
||||
< 6881 /* 1804 MHz */ >;
|
||||
};
|
||||
|
||||
memlat_cpu4: qcom,memlat-cpu4 {
|
||||
|
@ -1041,19 +1041,19 @@
|
|||
qcom,src-dst-ports = <1 512>;
|
||||
qcom,active-only;
|
||||
qcom,bw-tbl =
|
||||
< 762 /* 100 MHz */ >,
|
||||
< 1144 /* 150 MHz */ >,
|
||||
< 1525 /* 200 MHz */ >,
|
||||
< 2288 /* 300 MHz */ >,
|
||||
< 3143 /* 412 MHz */ >,
|
||||
< 4173 /* 547 MHz */ >,
|
||||
< 5195 /* 681 MHz */ >,
|
||||
< 5859 /* 768 MHz */ >,
|
||||
< 7759 /* 1017 MHz */ >,
|
||||
< 9887 /* 1296 MHz */ >,
|
||||
< 10327 /* 1353 MHz */ >,
|
||||
< 11863 /* 1555 MHz */ >,
|
||||
< 13763 /* 1804 MHz */ >;
|
||||
< 381 /* 100 MHz */ >,
|
||||
< 572 /* 150 MHz */ >,
|
||||
< 762 /* 200 MHz */ >,
|
||||
< 1144 /* 300 MHz */ >,
|
||||
< 1571 /* 412 MHz */ >,
|
||||
< 2086 /* 547 MHz */ >,
|
||||
< 2597 /* 681 MHz */ >,
|
||||
< 2929 /* 768 MHz */ >,
|
||||
< 3879 /* 1017 MHz */ >,
|
||||
< 4943 /* 1296 MHz */ >,
|
||||
< 5163 /* 1353 MHz */ >,
|
||||
< 5931 /* 1555 MHz */ >,
|
||||
< 6881 /* 1804 MHz */ >;
|
||||
};
|
||||
|
||||
devfreq_memlat_0: qcom,arm-memlat-mon-0 {
|
||||
|
@ -1061,9 +1061,9 @@
|
|||
qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
|
||||
qcom,target-dev = <&memlat_cpu0>;
|
||||
qcom,core-dev-table =
|
||||
< 633600 1525 >,
|
||||
< 1401600 4173 >,
|
||||
< 1881600 7759 >;
|
||||
< 633600 762 >,
|
||||
< 1401600 2086 >,
|
||||
< 1881600 3879 >;
|
||||
};
|
||||
|
||||
devfreq_memlat_4: qcom,arm-memlat-mon-4 {
|
||||
|
@ -1071,25 +1071,25 @@
|
|||
qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
|
||||
qcom,target-dev = <&memlat_cpu4>;
|
||||
qcom,core-dev-table =
|
||||
< 1113600 1525 >,
|
||||
< 1401600 7759 >,
|
||||
< 2150400 11863 >,
|
||||
< 2457600 13763 >;
|
||||
< 1113600 762 >,
|
||||
< 1401600 3879 >,
|
||||
< 2150400 5931 >,
|
||||
< 2457600 6881 >;
|
||||
};
|
||||
|
||||
devfreq_cpufreq: devfreq-cpufreq {
|
||||
mincpubw-cpufreq {
|
||||
target-dev = <&mincpubw>;
|
||||
cpu-to-dev-map-0 =
|
||||
< 633600 1525 >,
|
||||
< 1401600 3143 >,
|
||||
< 1881600 5859 >;
|
||||
< 633600 762 >,
|
||||
< 1401600 1571 >,
|
||||
< 1881600 2929 >;
|
||||
cpu-to-dev-map-4 =
|
||||
< 1113600 1525 >,
|
||||
< 1401600 4173 >,
|
||||
< 1747200 5859 >,
|
||||
< 2150400 7759 >,
|
||||
< 2457600 13763 >;
|
||||
< 1113600 762 >,
|
||||
< 1401600 2086 >,
|
||||
< 1747200 2929 >,
|
||||
< 2150400 3879 >,
|
||||
< 2457600 6881 >;
|
||||
};
|
||||
};
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue