h8300: register address fix
Signed-off-by: Yoshinori Sato <ysato@users.sourceforge.jp>
This commit is contained in:
parent
75078de4ac
commit
780ffcd51c
1 changed files with 3 additions and 3 deletions
|
@ -7,7 +7,7 @@
|
||||||
|
|
||||||
chosen {
|
chosen {
|
||||||
bootargs = "console=ttySC2,38400";
|
bootargs = "console=ttySC2,38400";
|
||||||
stdout-path = <&sci2>;
|
stdout-path = &sci2;
|
||||||
};
|
};
|
||||||
aliases {
|
aliases {
|
||||||
serial0 = &sci0;
|
serial0 = &sci0;
|
||||||
|
@ -25,13 +25,13 @@
|
||||||
compatible = "renesas,h8s2678-pll-clock";
|
compatible = "renesas,h8s2678-pll-clock";
|
||||||
clocks = <&xclk>;
|
clocks = <&xclk>;
|
||||||
#clock-cells = <0>;
|
#clock-cells = <0>;
|
||||||
reg = <0xfee03b 2>, <0xfee045 2>;
|
reg = <0xffff3b 1>, <0xffff45 1>;
|
||||||
};
|
};
|
||||||
core_clk: core_clk {
|
core_clk: core_clk {
|
||||||
compatible = "renesas,h8300-div-clock";
|
compatible = "renesas,h8300-div-clock";
|
||||||
clocks = <&pllclk>;
|
clocks = <&pllclk>;
|
||||||
#clock-cells = <0>;
|
#clock-cells = <0>;
|
||||||
reg = <0xfee03b 2>;
|
reg = <0xffff3b 1>;
|
||||||
renesas,width = <3>;
|
renesas,width = <3>;
|
||||||
};
|
};
|
||||||
fclk: fclk {
|
fclk: fclk {
|
||||||
|
|
Loading…
Add table
Reference in a new issue