ARM: tegra: Fix some whitespace oddities
Some of the powergate code uses unusual spacing around == and has a tab instead of a space before an opening parenthesis. Signed-off-by: Thierry Reding <treding@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com>
This commit is contained in:
parent
8a0a1af30c
commit
7e25eb01e6
1 changed files with 2 additions and 2 deletions
Loading…
Add table
Reference in a new issue