evie/android_kernel_oneplus_msm8998
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Merge "msm_11ad: disbale L1 for 11ad device"

Browse source
This commit is contained in:
Linux Build Service Account 2016-11-11 20:05:51 -08:00 • committed by Gerrit - the friendly Code Review server
commit 8e2e1b3d6a
1 changed files with 48 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

48
drivers/platform/msm/msm_11ad/msm_11ad.c
View file

@ -51,6 +51,9 @@
#define VDDIO_MAX_UV 2040000
#define VDDIO_MAX_UA 70300
#define DISABLE_PCIE_L1_MASK 0xFFFFFFFD
#define PCIE20_CAP_LINKCTRLSTATUS 0x80
struct device;
static const char * const gpio_en_name = "qcom,wigig-en";
@ -505,6 +508,7 @@ static int ops_resume(void *handle)
int rc;
struct msm11ad_ctx *ctx = handle;
struct pci_dev *pcidev;
u32 val;
pr_info("%s(%p)\n", __func__, handle);
if (!ctx) {
@ -548,6 +552,27 @@ static int ops_resume(void *handle)
goto err_suspend_rc;
}
/* Disable L1 */
rc = pci_read_config_dword(ctx->pcidev,
PCIE20_CAP_LINKCTRLSTATUS, &val);
if (rc) {
dev_err(ctx->dev,
"reading PCIE20_CAP_LINKCTRLSTATUS failed:%d\n",
rc);
goto err_suspend_rc;
}
val &= DISABLE_PCIE_L1_MASK; /* disable bit 1 */
dev_dbg(ctx->dev, "writing PCIE20_CAP_LINKCTRLSTATUS (val 0x%x)\n",
val);
rc = pci_write_config_dword(ctx->pcidev,
PCIE20_CAP_LINKCTRLSTATUS, val);
if (rc) {
dev_err(ctx->dev,
"writing PCIE20_CAP_LINKCTRLSTATUS (val 0x%x) failed:%d\n",
val, rc);
goto err_suspend_rc;
}
return 0;
err_suspend_rc:
@ -792,6 +817,7 @@ static int msm_11ad_probe(struct platform_device *pdev)
struct device_node *rc_node;
struct pci_dev *pcidev = NULL;
int rc;
u32 val;
ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);
if (!ctx)
@ -907,6 +933,28 @@ static int msm_11ad_probe(struct platform_device *pdev)
goto out_rc;
}
ctx->pcidev = pcidev;
/* Disable L1 */
rc = pci_read_config_dword(ctx->pcidev,
PCIE20_CAP_LINKCTRLSTATUS, &val);
if (rc) {
dev_err(ctx->dev,
"reading PCIE20_CAP_LINKCTRLSTATUS failed:%d\n",
rc);
goto out_rc;
}
val &= DISABLE_PCIE_L1_MASK; /* disable bit 1 */
dev_dbg(ctx->dev, "writing PCIE20_CAP_LINKCTRLSTATUS (val 0x%x)\n",
val);
rc = pci_write_config_dword(ctx->pcidev,
PCIE20_CAP_LINKCTRLSTATUS, val);
if (rc) {
dev_err(ctx->dev,
"writing PCIE20_CAP_LINKCTRLSTATUS (val 0x%x) failed:%d\n",
val, rc);
goto out_rc;
}
rc = pci_save_state(pcidev);
if (rc) {
dev_err(ctx->dev, "pci_save_state failed :%d\n", rc);