evie/android_kernel_oneplus_msm8998
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

ARM: mvebu: Remove the unused argument of set_cpu_coherent()

Browse source 
set_cpu_coherent() took the SMP group ID as parameter. But this
parameter was never used, and the CPU always uses the SMP group 0. So
we can remove this parameter.

Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
Link: https://lkml.kernel.org/r/1397488214-20685-5-git-send-email-gregory.clement@free-electrons.com
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
This commit is contained in:
Gregory CLEMENT 2014-04-14 17:10:07 +02:00 • committed by Jason Cooper
parent b41375f71a
commit 952f4ca79b
3 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
arch/arm/mach-mvebu/coherency.c
View file

@ -63,7 +63,7 @@ static struct of_device_id of_coherency_table[] = {
/* Function defined in coherency_ll.S */ /* Function defined in coherency_ll.S */
int ll_set_cpu_coherent(void); int ll_set_cpu_coherent(void);
int set_cpu_coherent(int smp_group_id) int set_cpu_coherent(void)
{ {
if (!coherency_base) { if (!coherency_base) {
pr_warn("Can't make current CPU cache coherent.\n"); pr_warn("Can't make current CPU cache coherent.\n");
@ -302,7 +302,7 @@ static void __init armada_370_coherency_init(struct device_node *np)
sync_cache_w(&coherency_phys_base); sync_cache_w(&coherency_phys_base);
coherency_base = of_iomap(np, 0); coherency_base = of_iomap(np, 0);
coherency_cpu_base = of_iomap(np, 1); coherency_cpu_base = of_iomap(np, 1);
set_cpu_coherent(0); set_cpu_coherent();
} }
static void __init armada_375_380_coherency_init(struct device_node *np) static void __init armada_375_380_coherency_init(struct device_node *np)

2
arch/arm/mach-mvebu/coherency.h
View file

@ -15,8 +15,8 @@
#define __MACH_370_XP_COHERENCY_H #define __MACH_370_XP_COHERENCY_H
extern unsigned long coherency_phys_base; extern unsigned long coherency_phys_base;
int set_cpu_coherent(void);
int set_cpu_coherent(int smp_group_id);
int coherency_init(void); int coherency_init(void);
int coherency_available(void); int coherency_available(void);

2
arch/arm/mach-mvebu/platsmp.c
View file

@ -103,7 +103,7 @@ static void __init armada_xp_smp_prepare_cpus(unsigned int max_cpus)
set_secondary_cpus_clock(); set_secondary_cpus_clock();
flush_cache_all(); flush_cache_all();
set_cpu_coherent(0); set_cpu_coherent();
/* /*
* In order to boot the secondary CPUs we need to ensure * In order to boot the secondary CPUs we need to ensure