Merge "ARM: dts: msm: Enable core hang detect feature on msmfalcon"
This commit is contained in:
commit
9743dc9288
2 changed files with 36 additions and 0 deletions
|
@ -1547,6 +1547,24 @@
|
||||||
clocks = <&clock_gcc GCC_PRNG_AHB_CLK>;
|
clocks = <&clock_gcc GCC_PRNG_AHB_CLK>;
|
||||||
clock-names = "iface_clk";
|
clock-names = "iface_clk";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
qcom,chd_silver {
|
||||||
|
compatible = "qcom,core-hang-detect";
|
||||||
|
label = "silver";
|
||||||
|
qcom,threshold-arr = <0x179880b0 0x179980b0
|
||||||
|
0x179a80b0 0x179b80b0>;
|
||||||
|
qcom,config-arr = <0x179880b8 0x179980b8
|
||||||
|
0x179a80b8 0x179b80b8>;
|
||||||
|
};
|
||||||
|
|
||||||
|
qcom,chd_gold {
|
||||||
|
compatible = "qcom,core-hang-detect";
|
||||||
|
label = "gold";
|
||||||
|
qcom,threshold-arr = <0x178880b0 0x178980b0
|
||||||
|
0x178a80b0 0x178b80b0>;
|
||||||
|
qcom,config-arr = <0x178880b8 0x178980b8
|
||||||
|
0x178a80b8 0x178b80b8>;
|
||||||
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
#include "msmfalcon-ion.dtsi"
|
#include "msmfalcon-ion.dtsi"
|
||||||
|
|
|
@ -962,6 +962,24 @@
|
||||||
qcom,irq-is-percpu;
|
qcom,irq-is-percpu;
|
||||||
interrupts = <1 6 4>;
|
interrupts = <1 6 4>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
qcom,chd_silver {
|
||||||
|
compatible = "qcom,core-hang-detect";
|
||||||
|
label = "silver";
|
||||||
|
qcom,threshold-arr = <0x179880b0 0x179980b0
|
||||||
|
0x179a80b0 0x179b80b0>;
|
||||||
|
qcom,config-arr = <0x179880b8 0x179980b8
|
||||||
|
0x179a80b8 0x179b80b8>;
|
||||||
|
};
|
||||||
|
|
||||||
|
qcom,chd_gold {
|
||||||
|
compatible = "qcom,core-hang-detect";
|
||||||
|
label = "gold";
|
||||||
|
qcom,threshold-arr = <0x178880b0 0x178980b0
|
||||||
|
0x178a80b0 0x178b80b0>;
|
||||||
|
qcom,config-arr = <0x178880b8 0x178980b8
|
||||||
|
0x178a80b8 0x178b80b8>;
|
||||||
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
#include "msmtriton-ion.dtsi"
|
#include "msmtriton-ion.dtsi"
|
||||||
|
|
Loading…
Add table
Reference in a new issue