[MIPS] TXx9: Fix JMR3927 irq numbers
* Fix wrong txx9_clockevent interrupt number * Fix TXX9_IRQ_BASE for JMR3927+FPCIB case Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
8b32d6d00c
commit
a0e31fb090
2 changed files with 5 additions and 1 deletions
|
@ -85,7 +85,7 @@ static void jmr3927_machine_power_off(void)
|
||||||
static void __init jmr3927_time_init(void)
|
static void __init jmr3927_time_init(void)
|
||||||
{
|
{
|
||||||
txx9_clockevent_init(TX3927_TMR_REG(0),
|
txx9_clockevent_init(TX3927_TMR_REG(0),
|
||||||
TXX9_IRQ_BASE + JMR3927_IRQ_IRC_TMR(0),
|
JMR3927_IRQ_IRC_TMR(0),
|
||||||
JMR3927_IMCLK);
|
JMR3927_IMCLK);
|
||||||
txx9_clocksource_init(TX3927_TMR_REG(1), JMR3927_IMCLK);
|
txx9_clocksource_init(TX3927_TMR_REG(1), JMR3927_IMCLK);
|
||||||
}
|
}
|
||||||
|
|
|
@ -14,8 +14,12 @@
|
||||||
#ifdef CONFIG_IRQ_CPU
|
#ifdef CONFIG_IRQ_CPU
|
||||||
#define TXX9_IRQ_BASE (MIPS_CPU_IRQ_BASE + 8)
|
#define TXX9_IRQ_BASE (MIPS_CPU_IRQ_BASE + 8)
|
||||||
#else
|
#else
|
||||||
|
#ifdef CONFIG_I8259
|
||||||
|
#define TXX9_IRQ_BASE (I8259A_IRQ_BASE + 16)
|
||||||
|
#else
|
||||||
#define TXX9_IRQ_BASE 0
|
#define TXX9_IRQ_BASE 0
|
||||||
#endif
|
#endif
|
||||||
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_CPU_TX39XX
|
#ifdef CONFIG_CPU_TX39XX
|
||||||
#define TXx9_MAX_IR 16
|
#define TXx9_MAX_IR 16
|
||||||
|
|
Loading…
Add table
Reference in a new issue