ARM: dts: msm: Put secondary QUSB2 PHY in reset state for SDM660

Add secondary QUSB2 PHY node and put it in reset state for SDM660
to avoid leakage current issue.

Change-Id: Iab057c22268408f90ac59f9dc4b0d538edd819b9
Signed-off-by: Vijayavardhan Vennapusa <vvreddy@codeaurora.org>
This commit is contained in:
Vijayavardhan Vennapusa 2017-03-21 13:30:44 +05:30
parent 44f5f07cfc
commit a32245e79f

View file

@ -452,6 +452,40 @@
qcom,reset-ep-after-lpm-resume;
};
qusb_phy1: qusb@c014000 {
compatible = "qcom,qusb2phy";
reg = <0x0c014000 0x180>,
<0x00188014 0x4>;
reg-names = "qusb_phy_base",
"ref_clk_addr";
vdd-supply = <&pm660l_l1>;
vdda18-supply = <&pm660_l10>;
vdda33-supply = <&pm660l_l7>;
qcom,vdd-voltage-level = <1 5 7>;
qcom,qusb-phy-init-seq = <0xF8 0x80
0xB3 0x84
0x83 0x88
0xC0 0x8C
0x30 0x08
0x79 0x0C
0x21 0x10
0x14 0x9C
0x9F 0x1C
0x00 0x18>;
phy_type = "utmi";
qcom,phy-clk-scheme = "cml";
qcom,major-rev = <1>;
qcom,hold-reset;
clocks = <&clock_gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>,
<&clock_gcc GCC_RX1_USB2_CLKREF_CLK>,
<&clock_rpmcc RPM_LN_BB_CLK1>;
clock-names = "cfg_ahb_clk", "ref_clk", "ref_clk_src";
resets = <&clock_gcc GCC_QUSB2PHY_SEC_BCR>;
reset-names = "phy_reset";
};
sdhc_1: sdhci@c0c4000 {
compatible = "qcom,sdhci-msm-v5";
reg = <0xc0c4000 0x1000>, <0xc0c5000 0x1000>;