ARM: EXYNOS4: Add support clock for EXYNOS4412
This patch makes EXYNOS4412 use same clock code for EXYNOS4212 because the clock hierarchy of both SoCs are same. Signed-off-by: Changhwan Youn <chaos.youn@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
This commit is contained in:
parent
e6a275a8f9
commit
b88b1cc72e
1 changed files with 2 additions and 2 deletions
|
@ -1149,7 +1149,7 @@ static unsigned long exynos4_fout_apll_get_rate(struct clk *clk)
|
||||||
if (soc_is_exynos4210())
|
if (soc_is_exynos4210())
|
||||||
return s5p_get_pll45xx(xtal_rate, __raw_readl(S5P_APLL_CON0),
|
return s5p_get_pll45xx(xtal_rate, __raw_readl(S5P_APLL_CON0),
|
||||||
pll_4508);
|
pll_4508);
|
||||||
else if (soc_is_exynos4212())
|
else if (soc_is_exynos4212() || soc_is_exynos4412())
|
||||||
return s5p_get_pll35xx(xtal_rate, __raw_readl(S5P_APLL_CON0));
|
return s5p_get_pll35xx(xtal_rate, __raw_readl(S5P_APLL_CON0));
|
||||||
else
|
else
|
||||||
return 0;
|
return 0;
|
||||||
|
@ -1200,7 +1200,7 @@ void __init_or_cpufreq exynos4_setup_clocks(void)
|
||||||
vpllsrc = clk_get_rate(&clk_vpllsrc.clk);
|
vpllsrc = clk_get_rate(&clk_vpllsrc.clk);
|
||||||
vpll = s5p_get_pll46xx(vpllsrc, __raw_readl(S5P_VPLL_CON0),
|
vpll = s5p_get_pll46xx(vpllsrc, __raw_readl(S5P_VPLL_CON0),
|
||||||
__raw_readl(S5P_VPLL_CON1), pll_4650c);
|
__raw_readl(S5P_VPLL_CON1), pll_4650c);
|
||||||
} else if (soc_is_exynos4212()) {
|
} else if (soc_is_exynos4212() || soc_is_exynos4412()) {
|
||||||
apll = s5p_get_pll35xx(xtal, __raw_readl(S5P_APLL_CON0));
|
apll = s5p_get_pll35xx(xtal, __raw_readl(S5P_APLL_CON0));
|
||||||
mpll = s5p_get_pll35xx(xtal, __raw_readl(S5P_MPLL_CON0));
|
mpll = s5p_get_pll35xx(xtal, __raw_readl(S5P_MPLL_CON0));
|
||||||
epll = s5p_get_pll36xx(xtal, __raw_readl(S5P_EPLL_CON0),
|
epll = s5p_get_pll36xx(xtal, __raw_readl(S5P_EPLL_CON0),
|
||||||
|
|
Loading…
Add table
Reference in a new issue