evie/android_kernel_oneplus_msm8998
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

clk: msm: clock-gpu-cobalt: Update the graphics core clock frequency

Browse source 
Remove support for 710 MHz as the highest possible frequency that
the graphics core clock can scale to on MSMCOBALT v2. The new FMAX
will be 670 MHz.

CRs-Fixed: 1072272
Change-Id: I39119c9dd527dec6a9f4745c0502c83d083f4b26
Signed-off-by: Deepak Katragadda <dkatraga@codeaurora.org>
This commit is contained in:
Deepak Katragadda 2016-09-28 08:37:30 -07:00
parent 626caf4e54
commit bfebb79e7c
2 changed files with 3 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
arch/arm/boot/dts/qcom/msmcobalt-v2.dtsi
View file

@ -202,8 +202,7 @@
< 414000000 4 RPM_SMD_REGULATOR_LEVEL_SVS >,
< 515000000 5 RPM_SMD_REGULATOR_LEVEL_NOM >,
< 596000000 6 RPM_SMD_REGULATOR_LEVEL_NOM >,
< 670000000 7 RPM_SMD_REGULATOR_LEVEL_TURBO >,
< 710000000 8 RPM_SMD_REGULATOR_LEVEL_TURBO >;
< 670000000 7 RPM_SMD_REGULATOR_LEVEL_TURBO >;
qcom,gfxfreq-mx-speedbin0 =
< 0 0 >,
< 180000000 RPM_SMD_REGULATOR_LEVEL_SVS >,
@ -212,8 +211,7 @@
< 414000000 RPM_SMD_REGULATOR_LEVEL_SVS >,
< 515000000 RPM_SMD_REGULATOR_LEVEL_NOM >,
< 596000000 RPM_SMD_REGULATOR_LEVEL_NOM >,
< 670000000 RPM_SMD_REGULATOR_LEVEL_TURBO >,
< 710000000 RPM_SMD_REGULATOR_LEVEL_TURBO >;
< 670000000 RPM_SMD_REGULATOR_LEVEL_TURBO >;
};
&mdss_mdp {

3
drivers/clk/msm/clock-gpu-cobalt.c
View file

@ -173,7 +173,6 @@ static struct clk_freq_tbl ftbl_gfx3d_clk_src_v2[] = {
F_SLEW( 515000000, 1030000000, gpu_pll0_pll_out_even, 1, 0, 0),
F_SLEW( 596000000, 1192000000, gpu_pll0_pll_out_even, 1, 0, 0),
F_SLEW( 670000000, 1340000000, gpu_pll0_pll_out_even, 1, 0, 0),
F_SLEW( 710000000, 1420000000, gpu_pll0_pll_out_even, 1, 0, 0),
F_END
};
@ -612,7 +611,7 @@ static void msm_gfxcc_hamster_fixup(void)
static void msm_gfxcc_cobalt_v2_fixup(void)
{
gpu_pll0_pll.c.fmax[VDD_DIG_MIN] = 1420000500;
gpu_pll0_pll.c.fmax[VDD_DIG_MIN] = 1340000500;
gfx3d_clk_src.freq_tbl = ftbl_gfx3d_clk_src_v2;
}