ARM: imx: assert SCC gate stays enabled
The SCC clock is needed in internal boot mode and so must keep enabled.
This same issue was fixed for the pre-common-clk code in commit
3d6e614
(mx35: Fix boot ROM hang in internal boot mode)
Cc: John Ogness <jogness@linutronix.de>
Cc: Hans J. Koch <hjk@hansjkoch.de>
Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
parent
396c89b327
commit
c520c921ea
1 changed files with 8 additions and 1 deletions
|
@ -201,7 +201,6 @@ int __init mx35_clocks_init()
|
||||||
pr_err("i.MX35 clk %d: register failed with %ld\n",
|
pr_err("i.MX35 clk %d: register failed with %ld\n",
|
||||||
i, PTR_ERR(clk[i]));
|
i, PTR_ERR(clk[i]));
|
||||||
|
|
||||||
|
|
||||||
clk_register_clkdev(clk[pata_gate], NULL, "pata_imx");
|
clk_register_clkdev(clk[pata_gate], NULL, "pata_imx");
|
||||||
clk_register_clkdev(clk[can1_gate], NULL, "flexcan.0");
|
clk_register_clkdev(clk[can1_gate], NULL, "flexcan.0");
|
||||||
clk_register_clkdev(clk[can2_gate], NULL, "flexcan.1");
|
clk_register_clkdev(clk[can2_gate], NULL, "flexcan.1");
|
||||||
|
@ -264,6 +263,14 @@ int __init mx35_clocks_init()
|
||||||
clk_prepare_enable(clk[iim_gate]);
|
clk_prepare_enable(clk[iim_gate]);
|
||||||
clk_prepare_enable(clk[emi_gate]);
|
clk_prepare_enable(clk[emi_gate]);
|
||||||
|
|
||||||
|
/*
|
||||||
|
* SCC is needed to boot via mmc after a watchdog reset. The clock code
|
||||||
|
* before conversion to common clk also enabled UART1 (which isn't
|
||||||
|
* handled here and not needed for mmc) and IIM (which is enabled
|
||||||
|
* unconditionally above).
|
||||||
|
*/
|
||||||
|
clk_prepare_enable(clk[scc_gate]);
|
||||||
|
|
||||||
imx_print_silicon_rev("i.MX35", mx35_revision());
|
imx_print_silicon_rev("i.MX35", mx35_revision());
|
||||||
|
|
||||||
#ifdef CONFIG_MXC_USE_EPIT
|
#ifdef CONFIG_MXC_USE_EPIT
|
||||||
|
|
Loading…
Add table
Reference in a new issue