evie/android_kernel_oneplus_msm8998
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

genirq: Add the generic chip to the genirq docbook

Browse source 
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Cc: Randy Dunlap <rdunlap@infradead.org>
This commit is contained in:
Thomas Gleixner 2013-06-28 11:45:15 +02:00
parent d55f0cc4c9
commit ccc414f839
2 changed files with 19 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

13
Documentation/DocBook/genericirq.tmpl
View file

@ -464,6 +464,19 @@ if (desc->irq_data.chip->irq_eoi)
protected via desc->lock, by the generic layer. protected via desc->lock, by the generic layer.
</para> </para>
</chapter> </chapter>
<chapter id="genericchip">
<title>Generic interrupt chip</title>
<para>
To avoid copies of identical implementations of irq chips the
core provides a configurable generic interrupt chip
implementation. Developers should check carefuly whether the
generic chip fits their needs before implementing the same
functionality slightly different themself.
</para>
!Ekernel/irq/generic-chip.c
</chapter>
<chapter id="structs"> <chapter id="structs">
<title>Structures</title> <title>Structures</title>
<para> <para>

11
kernel/irq/generic-chip.c
View file

@ -45,7 +45,7 @@ void irq_gc_mask_disable_reg(struct irq_data *d)
} }
/** /**
* irq_gc_mask_set_mask_bit - Mask chip via setting bit in mask register * irq_gc_mask_set_bit - Mask chip via setting bit in mask register
* @d: irq_data * @d: irq_data
* *
* Chip has a single mask register. Values of this register are cached * Chip has a single mask register. Values of this register are cached
@ -65,7 +65,7 @@ void irq_gc_mask_set_bit(struct irq_data *d)
EXPORT_SYMBOL_GPL(irq_gc_mask_set_bit); EXPORT_SYMBOL_GPL(irq_gc_mask_set_bit);
/** /**
* irq_gc_mask_set_mask_bit - Mask chip via clearing bit in mask register * irq_gc_mask_clr_bit - Mask chip via clearing bit in mask register
* @d: irq_data * @d: irq_data
* *
* Chip has a single mask register. Values of this register are cached * Chip has a single mask register. Values of this register are cached
@ -167,7 +167,8 @@ void irq_gc_eoi(struct irq_data *d)
/** /**
* irq_gc_set_wake - Set/clr wake bit for an interrupt * irq_gc_set_wake - Set/clr wake bit for an interrupt
* @d: irq_data * @d: irq_data
* @on: Indicates whether the wake bit should be set or cleared
* *
* For chips where the wake from suspend functionality is not * For chips where the wake from suspend functionality is not
* configured in a separate register and the wakeup active state is * configured in a separate register and the wakeup active state is
@ -339,7 +340,7 @@ EXPORT_SYMBOL_GPL(irq_get_domain_generic_chip);
*/ */
static struct lock_class_key irq_nested_lock_class; static struct lock_class_key irq_nested_lock_class;
/** /*
* irq_map_generic_chip - Map a generic chip for an irq domain * irq_map_generic_chip - Map a generic chip for an irq domain
*/ */
static int irq_map_generic_chip(struct irq_domain *d, unsigned int virq, static int irq_map_generic_chip(struct irq_domain *d, unsigned int virq,
@ -454,7 +455,7 @@ EXPORT_SYMBOL_GPL(irq_setup_generic_chip);
/** /**
* irq_setup_alt_chip - Switch to alternative chip * irq_setup_alt_chip - Switch to alternative chip
* @d: irq_data for this interrupt * @d: irq_data for this interrupt
* @type Flow type to be initialized * @type: Flow type to be initialized
* *
* Only to be called from chip->irq_set_type() callbacks. * Only to be called from chip->irq_set_type() callbacks.
*/ */