msm: ep_pcie: add L1ss support
Enable L1ss support in L1ss capability register. Change-Id: I51e6e1bbd8073e7bb88c7e041199d862db020ae7 Signed-off-by: Yan He <yanhe@codeaurora.org>
This commit is contained in:
parent
f31be11ecb
commit
d7de1f12d8
1 changed files with 2 additions and 2 deletions
|
@ -536,8 +536,8 @@ static void ep_pcie_core_init(struct ep_pcie_dev_t *dev)
|
||||||
ep_pcie_write_reg_field(dev->dm_core, PCIE20_LINK_CAPABILITIES,
|
ep_pcie_write_reg_field(dev->dm_core, PCIE20_LINK_CAPABILITIES,
|
||||||
PCIE20_MASK_L0S_EXIT_LATENCY, 0x6);
|
PCIE20_MASK_L0S_EXIT_LATENCY, 0x6);
|
||||||
|
|
||||||
/* L1ss is not supported */
|
/* L1ss is supported */
|
||||||
ep_pcie_write_mask(dev->dm_core + PCIE20_L1SUB_CAPABILITY, 0x1f, 0);
|
ep_pcie_write_mask(dev->dm_core + PCIE20_L1SUB_CAPABILITY, 0, 0x1f);
|
||||||
|
|
||||||
/* Enable Clock Power Management */
|
/* Enable Clock Power Management */
|
||||||
ep_pcie_write_reg_field(dev->dm_core, PCIE20_LINK_CAPABILITIES,
|
ep_pcie_write_reg_field(dev->dm_core, PCIE20_LINK_CAPABILITIES,
|
||||||
|
|
Loading…
Add table
Reference in a new issue