qcom: smb2: disable h/w autonomous parallel control
The charger driver ensures that parallel charging remains disabled as long as AICL is below threshole (1400mA) using it's software voting mechanism(USBIN_I_VOTER), thus disable hardware's autonomous control of input current based parallel charging. CRs-Fixed: 2014572 Change-Id: Ie991e0c1d16d63b6def6fb3379019114d20d60f7 Signed-off-by: Ashay Jaiswal <ashayj@codeaurora.org> Signed-off-by: Abhijeet Dharmapurikar <adharmap@codeaurora.org>
This commit is contained in:
parent
f521128115
commit
ef45c30bc8
2 changed files with 11 additions and 0 deletions
|
@ -1568,6 +1568,16 @@ static int smb2_init_hw(struct smb2 *chip)
|
|||
return rc;
|
||||
}
|
||||
|
||||
/* disable h/w autonomous parallel charging control */
|
||||
rc = smblib_masked_write(chg, MISC_CFG_REG,
|
||||
STAT_PARALLEL_1400MA_EN_CFG_BIT, 0);
|
||||
if (rc < 0) {
|
||||
dev_err(chg->dev,
|
||||
"Couldn't disable h/w autonomous parallel control rc=%d\n",
|
||||
rc);
|
||||
return rc;
|
||||
}
|
||||
|
||||
/* configure float charger options */
|
||||
switch (chip->dt.float_option) {
|
||||
case 1:
|
||||
|
|
|
@ -919,6 +919,7 @@ enum {
|
|||
|
||||
#define MISC_CFG_REG (MISC_BASE + 0x52)
|
||||
#define GSM_PA_ON_ADJ_SEL_BIT BIT(0)
|
||||
#define STAT_PARALLEL_1400MA_EN_CFG_BIT BIT(3)
|
||||
#define TCC_DEBOUNCE_20MS_BIT BIT(5)
|
||||
|
||||
#define SNARL_BARK_BITE_WD_CFG_REG (MISC_BASE + 0x53)
|
||||
|
|
Loading…
Add table
Reference in a new issue