trivial fixes for omap-serial
Trivial fixes for omap-serial. Signed-off-by: Pavel Machek <pavel@ucw.cz> index 18c30ca..f43ed2c 100644 Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
parent
00648d0282
commit
fbf7ebe4d9
1 changed files with 4 additions and 4 deletions
|
@ -63,7 +63,7 @@
|
||||||
#define UART_ERRATA_i202_MDR1_ACCESS BIT(0)
|
#define UART_ERRATA_i202_MDR1_ACCESS BIT(0)
|
||||||
#define UART_ERRATA_i291_DMA_FORCEIDLE BIT(1)
|
#define UART_ERRATA_i291_DMA_FORCEIDLE BIT(1)
|
||||||
|
|
||||||
#define DEFAULT_CLK_SPEED 48000000 /* 48Mhz*/
|
#define DEFAULT_CLK_SPEED 48000000 /* 48Mhz */
|
||||||
|
|
||||||
/* SCR register bitmasks */
|
/* SCR register bitmasks */
|
||||||
#define OMAP_UART_SCR_RX_TRIG_GRANU1_MASK (1 << 7)
|
#define OMAP_UART_SCR_RX_TRIG_GRANU1_MASK (1 << 7)
|
||||||
|
@ -93,7 +93,7 @@
|
||||||
/* WER = 0x7F
|
/* WER = 0x7F
|
||||||
* Enable module level wakeup in WER reg
|
* Enable module level wakeup in WER reg
|
||||||
*/
|
*/
|
||||||
#define OMAP_UART_WER_MOD_WKUP 0X7F
|
#define OMAP_UART_WER_MOD_WKUP 0x7F
|
||||||
|
|
||||||
/* Enable XON/XOFF flow control on output */
|
/* Enable XON/XOFF flow control on output */
|
||||||
#define OMAP_UART_SW_TX 0x08
|
#define OMAP_UART_SW_TX 0x08
|
||||||
|
@ -114,7 +114,7 @@ struct uart_omap_dma {
|
||||||
dma_addr_t tx_buf_dma_phys;
|
dma_addr_t tx_buf_dma_phys;
|
||||||
unsigned int uart_base;
|
unsigned int uart_base;
|
||||||
/*
|
/*
|
||||||
* Buffer for rx dma.It is not required for tx because the buffer
|
* Buffer for rx dma. It is not required for tx because the buffer
|
||||||
* comes from port structure.
|
* comes from port structure.
|
||||||
*/
|
*/
|
||||||
unsigned char *rx_buf;
|
unsigned char *rx_buf;
|
||||||
|
@ -151,7 +151,7 @@ struct uart_omap_port {
|
||||||
int use_dma;
|
int use_dma;
|
||||||
/*
|
/*
|
||||||
* Some bits in registers are cleared on a read, so they must
|
* Some bits in registers are cleared on a read, so they must
|
||||||
* be saved whenever the register is read but the bits will not
|
* be saved whenever the register is read, but the bits will not
|
||||||
* be immediately processed.
|
* be immediately processed.
|
||||||
*/
|
*/
|
||||||
unsigned int lsr_break_flag;
|
unsigned int lsr_break_flag;
|
||||||
|
|
Loading…
Add table
Reference in a new issue