For TX5 MUX registers, offset is not followed in TXn order. Update driver to read/write correct register offset when TX5 MUX registers access. CRs-Fixed: 2218938 Change-Id: I8958b6cd1847967cbd37e7145c9f3909b0b8853b Signed-off-by: Laxminath Kasam <lkasam@codeaurora.org> |
||
---|---|---|
.. | ||
Kconfig | ||
Makefile | ||
msm-analog-cdc.c | ||
msm-analog-cdc.h | ||
msm-cdc-common.h | ||
msm-digital-cdc.c | ||
msm-digital-cdc.h | ||
sdm660-cdc-irq.c | ||
sdm660-cdc-irq.h | ||
sdm660-cdc-registers.h | ||
sdm660-regmap.c |