Kryo2xx Silver CPUs support L1 and L2 cache error reporting. Add support for the same. CRs-Fixed: 969563 Change-Id: Ia2c860803169843a227eacebc9869e11673ffc7a Signed-off-by: Trilok Soni <tsoni@codeaurora.org>