kernel device tree source code for OnePlus 5 & 5T P device Change-Id: I84f40e66833ea1ce30eb1d9a710d6e1529e9e637
332 lines
6.8 KiB
Text
332 lines
6.8 KiB
Text
/* Copyright (c) 2016-2017, The Linux Foundation. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 and
|
|
* only version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <dt-bindings/spmi/spmi.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/msm/power-on.h>
|
|
|
|
&spmi_bus {
|
|
qcom,pm8998@0 {
|
|
compatible ="qcom,spmi-pmic";
|
|
reg = <0x0 SPMI_USID>;
|
|
#address-cells = <2>;
|
|
#size-cells = <0>;
|
|
|
|
pm8998_revid: qcom,revid@100 {
|
|
compatible = "qcom,qpnp-revid";
|
|
reg = <0x100 0x100>;
|
|
};
|
|
|
|
qcom,power-on@800 {
|
|
compatible = "qcom,qpnp-power-on";
|
|
reg = <0x800 0x100>;
|
|
interrupts = <0x0 0x8 0x0 IRQ_TYPE_NONE>,
|
|
<0x0 0x8 0x1 IRQ_TYPE_NONE>,
|
|
<0x0 0x8 0x4 IRQ_TYPE_NONE>,
|
|
<0x0 0x8 0x5 IRQ_TYPE_NONE>;
|
|
interrupt-names = "kpdpwr", "resin",
|
|
"resin-bark", "kpdpwr-resin-bark";
|
|
qcom,pon-dbc-delay = <15625>;
|
|
qcom,system-reset;
|
|
qcom,store-hard-reset-reason;
|
|
|
|
qcom,pon_1 {
|
|
qcom,pon-type = <0>;
|
|
qcom,pull-up = <1>;
|
|
linux,code = <116>;
|
|
qcom,support-reset = <1>;
|
|
qcom,s1-timer = <10256>;
|
|
qcom,s2-timer = <2000>;
|
|
qcom,s2-type = <7>;
|
|
};
|
|
|
|
qcom,pon_2 {
|
|
qcom,pon-type = <1>;
|
|
qcom,pull-up = <1>;
|
|
linux,code = <114>;
|
|
};
|
|
|
|
qcom,pon_3 {
|
|
qcom,pon-type = <3>;
|
|
qcom,support-reset = <1>;
|
|
qcom,pull-up = <1>;
|
|
qcom,s1-timer = <6720>;
|
|
qcom,s2-timer = <2000>;
|
|
qcom,s2-type = <PON_POWER_OFF_DVDD_HARD_RESET>;
|
|
qcom,use-bark;
|
|
};
|
|
};
|
|
|
|
qcom,temp-alarm@2400 {
|
|
compatible = "qcom,qpnp-temp-alarm";
|
|
reg = <0x2400 0x100>;
|
|
interrupts = <0x0 0x24 0x0 IRQ_TYPE_EDGE_RISING>;
|
|
label = "pm8998_tz";
|
|
qcom,channel-num = <6>;
|
|
qcom,temp_alarm-vadc = <&pm8998_vadc>;
|
|
};
|
|
|
|
pm8998_gpios: gpios {
|
|
compatible = "qcom,qpnp-pin";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
label = "pm8998-gpio";
|
|
|
|
gpio@c000 {
|
|
reg = <0xc000 0x100>;
|
|
qcom,pin-num = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@c100 {
|
|
reg = <0xc100 0x100>;
|
|
qcom,pin-num = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@c200 {
|
|
reg = <0xc200 0x100>;
|
|
qcom,pin-num = <3>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@c300 {
|
|
reg = <0xc300 0x100>;
|
|
qcom,pin-num = <4>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@c400 {
|
|
reg = <0xc400 0x100>;
|
|
qcom,pin-num = <5>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@c500 {
|
|
reg = <0xc500 0x100>;
|
|
qcom,pin-num = <6>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@c600 {
|
|
reg = <0xc600 0x100>;
|
|
qcom,pin-num = <7>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@c700 {
|
|
reg = <0xc700 0x100>;
|
|
qcom,pin-num = <8>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@c800 {
|
|
reg = <0xc800 0x100>;
|
|
qcom,pin-num = <9>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@c900 {
|
|
reg = <0xc900 0x100>;
|
|
qcom,pin-num = <10>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@ca00 {
|
|
reg = <0xca00 0x100>;
|
|
qcom,pin-num = <11>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@cb00 {
|
|
reg = <0xcb00 0x100>;
|
|
qcom,pin-num = <12>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@cc00 {
|
|
reg = <0xcc00 0x100>;
|
|
qcom,pin-num = <13>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@cd00 {
|
|
reg = <0xcd00 0x100>;
|
|
qcom,pin-num = <14>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@ce00 {
|
|
reg = <0xce00 0x100>;
|
|
qcom,pin-num = <15>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@cf00 {
|
|
reg = <0xcf00 0x100>;
|
|
qcom,pin-num = <16>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@d000 {
|
|
reg = <0xd000 0x100>;
|
|
qcom,pin-num = <17>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@d100 {
|
|
reg = <0xd100 0x100>;
|
|
qcom,pin-num = <18>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@d200 {
|
|
reg = <0xd200 0x100>;
|
|
qcom,pin-num = <19>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@d300 {
|
|
reg = <0xd300 0x100>;
|
|
qcom,pin-num = <20>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@d400 {
|
|
reg = <0xd400 0x100>;
|
|
qcom,pin-num = <21>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@d500 {
|
|
reg = <0xd500 0x100>;
|
|
qcom,pin-num = <22>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@d600 {
|
|
reg = <0xd600 0x100>;
|
|
qcom,pin-num = <23>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@d700 {
|
|
reg = <0xd700 0x100>;
|
|
qcom,pin-num = <24>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@d800 {
|
|
reg = <0xd800 0x100>;
|
|
qcom,pin-num = <25>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio@d900 {
|
|
reg = <0xd900 0x100>;
|
|
qcom,pin-num = <26>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
pm8998_coincell: qcom,coincell@2800 {
|
|
compatible = "qcom,qpnp-coincell";
|
|
reg = <0x2800 0x100>;
|
|
};
|
|
|
|
pm8998_rtc: qcom,pm8998_rtc {
|
|
compatible = "qcom,qpnp-rtc";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
qcom,qpnp-rtc-write = <0>;
|
|
qcom,qpnp-rtc-alarm-pwrup = <0>;
|
|
|
|
qcom,pm8998_rtc_rw@6000 {
|
|
reg = <0x6000 0x100>;
|
|
};
|
|
qcom,pm8998_rtc_alarm@6100 {
|
|
reg = <0x6100 0x100>;
|
|
interrupts = <0x0 0x61 0x1 IRQ_TYPE_NONE>;
|
|
};
|
|
};
|
|
|
|
pm8998_vadc: vadc@3100 {
|
|
compatible = "qcom,qpnp-vadc-hc";
|
|
reg = <0x3100 0x100>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0x0 0x31 0x0 IRQ_TYPE_EDGE_RISING>;
|
|
interrupt-names = "eoc-int-en-set";
|
|
qcom,adc-bit-resolution = <15>;
|
|
qcom,adc-vdd-reference = <1875>;
|
|
|
|
chan@6 {
|
|
label = "die_temp";
|
|
reg = <6>;
|
|
qcom,decimation = <2>;
|
|
qcom,pre-div-channel-scaling = <0>;
|
|
qcom,calibration-type = "absolute";
|
|
qcom,scale-function = <3>;
|
|
qcom,hw-settle-time = <0>;
|
|
qcom,fast-avg-setup = <0>;
|
|
qcom,cal-val = <0>;
|
|
};
|
|
|
|
chan@0 {
|
|
label = "ref_gnd";
|
|
reg = <0>;
|
|
qcom,decimation = <2>;
|
|
qcom,pre-div-channel-scaling = <0>;
|
|
qcom,calibration-type = "absolute";
|
|
qcom,scale-function = <0>;
|
|
qcom,hw-settle-time = <0>;
|
|
qcom,fast-avg-setup = <0>;
|
|
qcom,cal-val = <0>;
|
|
};
|
|
|
|
chan@1 {
|
|
label = "ref_1250v";
|
|
reg = <1>;
|
|
qcom,decimation = <2>;
|
|
qcom,pre-div-channel-scaling = <0>;
|
|
qcom,calibration-type = "absolute";
|
|
qcom,scale-function = <0>;
|
|
qcom,hw-settle-time = <0>;
|
|
qcom,fast-avg-setup = <0>;
|
|
qcom,cal-val = <0>;
|
|
};
|
|
};
|
|
|
|
pm8998_adc_tm: vadc@3400 {
|
|
compatible = "qcom,qpnp-adc-tm-hc";
|
|
reg = <0x3400 0x100>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0x0 0x34 0x0 IRQ_TYPE_EDGE_RISING>;
|
|
interrupt-names = "eoc-int-en-set";
|
|
qcom,adc-bit-resolution = <15>;
|
|
qcom,adc-vdd-reference = <1875>;
|
|
qcom,adc_tm-vadc = <&pm8998_vadc>;
|
|
qcom,decimation = <0>;
|
|
qcom,fast-avg-setup = <0>;
|
|
};
|
|
};
|
|
|
|
qcom,pm8998@1 {
|
|
compatible ="qcom,spmi-pmic";
|
|
reg = <0x1 SPMI_USID>;
|
|
#address-cells = <2>;
|
|
#size-cells = <0>;
|
|
};
|
|
};
|