* refs/heads/tmp-46d256d Linux 4.4.97 staging: r8712u: Fix Sparse warning in rtl871x_xmit.c xen: don't print error message in case of missing Xenstore entry bt8xx: fix memory leak s390/dasd: check for device error pointer within state change interrupts mei: return error on notification request to a disconnected client exynos4-is: fimc-is: Unmap region obtained by of_iomap() staging: lustre: ptlrpc: skip lock if export failed staging: lustre: hsm: stack overrun in hai_dump_data_field staging: lustre: llite: don't invoke direct_IO for the EOF case platform/x86: intel_mid_thermal: Fix module autoload scsi: aacraid: Process Error for response I/O xen/manage: correct return value check on xenbus_scanf() cx231xx: Fix I2C on Internal Master 3 Bus perf tools: Only increase index if perf_evsel__new_idx() succeeds drm/amdgpu: when dpm disabled, also need to stop/start vce. i2c: riic: correctly finish transfers ext4: do not use stripe_width if it is not set ext4: fix stripe-unaligned allocations staging: rtl8712u: Fix endian settings for structs describing network packets mfd: axp20x: Fix axp288 PEK_DBR and PEK_DBF irqs being swapped mfd: ab8500-sysctrl: Handle probe deferral ARM: pxa: Don't rely on public mmc header to include leds.h mmc: s3cmci: include linux/interrupt.h for tasklet_struct PM / wakeirq: report a wakeup_event on dedicated wekup irq Fix tracing sample code warning. tracing/samples: Fix creation and deletion of simple_thread_fn creation drm/msm: fix an integer overflow test drm/msm: Fix potential buffer overflow issue perf tools: Fix build failure on perl script context ocfs2: fstrim: Fix start offset of first cluster group during fstrim ARM: 8715/1: add a private asm/unaligned.h ARM: dts: mvebu: pl310-cache disable double-linefill arm64: ensure __dump_instr() checks addr_limit ASoC: adau17x1: Workaround for noise bug in ADC KEYS: fix out-of-bounds read during ASN.1 parsing KEYS: return full count in keyring_read() if buffer is too small cifs: check MaxPathNameComponentLength != 0 before using it ALSA: seq: Fix nested rwsem annotation for lockdep splat ALSA: timer: Add missing mutex lock for compat ioctls BACKPORT: xfrm: Clear sk_dst_cache when applying per-socket policy. Revert "ANDROID: sched/rt: schedtune: Add boost retention to RT" cpufreq: Drop schedfreq governor ANDROID: sched/rt: schedtune: Add boost retention to RT ANDROID: sched/rt: add schedtune accounting ANDROID: Revert "arm64: move ELF_ET_DYN_BASE to 4GB / 4MB" ANDROID: Revert "arm: move ELF_ET_DYN_BASE to 4MB" sched: EAS: Fix the calculation of group util in group_idle_state() sched: EAS: update trg_cpu to backup_cpu if no energy saving for target_cpu sched: EAS: Fix the condition to distinguish energy before/after Conflicts: drivers/cpufreq/Kconfig drivers/gpu/drm/msm/msm_gem_submit.c kernel/sched/core.c kernel/sched/fair.c kernel/sched/rt.c kernel/sched/sched.h Change-Id: I0d8c5287cb67fd47c8944a002c0ca71adcdef537 Signed-off-by: Srinivasarao P <spathi@codeaurora.org>
201 lines
5.5 KiB
C
201 lines
5.5 KiB
C
/*
|
|
* Copyright (C) 2012 ARM Ltd.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#ifndef __ASM_ELF_H
|
|
#define __ASM_ELF_H
|
|
|
|
#include <asm/hwcap.h>
|
|
|
|
/*
|
|
* ELF register definitions..
|
|
*/
|
|
#include <asm/ptrace.h>
|
|
#include <asm/user.h>
|
|
#include <asm/fpsimd.h>
|
|
|
|
/*
|
|
* AArch64 static relocation types.
|
|
*/
|
|
|
|
/* Miscellaneous. */
|
|
#define R_ARM_NONE 0
|
|
#define R_AARCH64_NONE 256
|
|
|
|
/* Data. */
|
|
#define R_AARCH64_ABS64 257
|
|
#define R_AARCH64_ABS32 258
|
|
#define R_AARCH64_ABS16 259
|
|
#define R_AARCH64_PREL64 260
|
|
#define R_AARCH64_PREL32 261
|
|
#define R_AARCH64_PREL16 262
|
|
|
|
/* Instructions. */
|
|
#define R_AARCH64_MOVW_UABS_G0 263
|
|
#define R_AARCH64_MOVW_UABS_G0_NC 264
|
|
#define R_AARCH64_MOVW_UABS_G1 265
|
|
#define R_AARCH64_MOVW_UABS_G1_NC 266
|
|
#define R_AARCH64_MOVW_UABS_G2 267
|
|
#define R_AARCH64_MOVW_UABS_G2_NC 268
|
|
#define R_AARCH64_MOVW_UABS_G3 269
|
|
|
|
#define R_AARCH64_MOVW_SABS_G0 270
|
|
#define R_AARCH64_MOVW_SABS_G1 271
|
|
#define R_AARCH64_MOVW_SABS_G2 272
|
|
|
|
#define R_AARCH64_LD_PREL_LO19 273
|
|
#define R_AARCH64_ADR_PREL_LO21 274
|
|
#define R_AARCH64_ADR_PREL_PG_HI21 275
|
|
#define R_AARCH64_ADR_PREL_PG_HI21_NC 276
|
|
#define R_AARCH64_ADD_ABS_LO12_NC 277
|
|
#define R_AARCH64_LDST8_ABS_LO12_NC 278
|
|
|
|
#define R_AARCH64_TSTBR14 279
|
|
#define R_AARCH64_CONDBR19 280
|
|
#define R_AARCH64_JUMP26 282
|
|
#define R_AARCH64_CALL26 283
|
|
#define R_AARCH64_LDST16_ABS_LO12_NC 284
|
|
#define R_AARCH64_LDST32_ABS_LO12_NC 285
|
|
#define R_AARCH64_LDST64_ABS_LO12_NC 286
|
|
#define R_AARCH64_LDST128_ABS_LO12_NC 299
|
|
|
|
#define R_AARCH64_MOVW_PREL_G0 287
|
|
#define R_AARCH64_MOVW_PREL_G0_NC 288
|
|
#define R_AARCH64_MOVW_PREL_G1 289
|
|
#define R_AARCH64_MOVW_PREL_G1_NC 290
|
|
#define R_AARCH64_MOVW_PREL_G2 291
|
|
#define R_AARCH64_MOVW_PREL_G2_NC 292
|
|
#define R_AARCH64_MOVW_PREL_G3 293
|
|
|
|
#define R_AARCH64_RELATIVE 1027
|
|
|
|
/*
|
|
* These are used to set parameters in the core dumps.
|
|
*/
|
|
#define ELF_CLASS ELFCLASS64
|
|
#ifdef __AARCH64EB__
|
|
#define ELF_DATA ELFDATA2MSB
|
|
#else
|
|
#define ELF_DATA ELFDATA2LSB
|
|
#endif
|
|
#define ELF_ARCH EM_AARCH64
|
|
|
|
/*
|
|
* This yields a string that ld.so will use to load implementation
|
|
* specific libraries for optimization. This is more specific in
|
|
* intent than poking at uname or /proc/cpuinfo.
|
|
*/
|
|
#define ELF_PLATFORM_SIZE 16
|
|
#ifdef __AARCH64EB__
|
|
#define ELF_PLATFORM ("aarch64_be")
|
|
#else
|
|
#define ELF_PLATFORM ("aarch64")
|
|
#endif
|
|
|
|
/*
|
|
* This is used to ensure we don't load something for the wrong architecture.
|
|
*/
|
|
#define elf_check_arch(x) ((x)->e_machine == EM_AARCH64)
|
|
|
|
#define elf_read_implies_exec(ex,stk) (stk != EXSTACK_DISABLE_X)
|
|
|
|
#define CORE_DUMP_USE_REGSET
|
|
#define ELF_EXEC_PAGESIZE PAGE_SIZE
|
|
|
|
/*
|
|
* This is the base location for PIE (ET_DYN with INTERP) loads. On
|
|
* 64-bit, this is above 4GB to leave the entire 32-bit address
|
|
* space open for things that want to use the area for 32-bit pointers.
|
|
*/
|
|
#define ELF_ET_DYN_BASE (2 * TASK_SIZE_64 / 3)
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
typedef unsigned long elf_greg_t;
|
|
|
|
#define ELF_NGREG (sizeof(struct user_pt_regs) / sizeof(elf_greg_t))
|
|
#define ELF_CORE_COPY_REGS(dest, regs) \
|
|
*(struct user_pt_regs *)&(dest) = (regs)->user_regs;
|
|
|
|
typedef elf_greg_t elf_gregset_t[ELF_NGREG];
|
|
typedef struct user_fpsimd_state elf_fpregset_t;
|
|
|
|
/*
|
|
* When the program starts, a1 contains a pointer to a function to be
|
|
* registered with atexit, as per the SVR4 ABI. A value of 0 means we have no
|
|
* such handler.
|
|
*/
|
|
#define ELF_PLAT_INIT(_r, load_addr) (_r)->regs[0] = 0
|
|
|
|
#define SET_PERSONALITY(ex) clear_thread_flag(TIF_32BIT);
|
|
|
|
/* update AT_VECTOR_SIZE_ARCH if the number of NEW_AUX_ENT entries changes */
|
|
#define ARCH_DLINFO \
|
|
do { \
|
|
NEW_AUX_ENT(AT_SYSINFO_EHDR, \
|
|
(elf_addr_t)current->mm->context.vdso); \
|
|
} while (0)
|
|
|
|
#define ARCH_HAS_SETUP_ADDITIONAL_PAGES
|
|
struct linux_binprm;
|
|
extern int arch_setup_additional_pages(struct linux_binprm *bprm,
|
|
int uses_interp);
|
|
|
|
/* 1GB of VA */
|
|
#ifdef CONFIG_COMPAT
|
|
#define STACK_RND_MASK (test_thread_flag(TIF_32BIT) ? \
|
|
0x7ff >> (PAGE_SHIFT - 12) : \
|
|
0x3ffff >> (PAGE_SHIFT - 12))
|
|
#else
|
|
#define STACK_RND_MASK (0x3ffff >> (PAGE_SHIFT - 12))
|
|
#endif
|
|
|
|
#ifdef __AARCH64EB__
|
|
#define COMPAT_ELF_PLATFORM ("v8b")
|
|
#else
|
|
#define COMPAT_ELF_PLATFORM ("v8l")
|
|
#endif
|
|
|
|
#ifdef CONFIG_COMPAT
|
|
|
|
/* PIE load location for compat arm. Must match ARM ELF_ET_DYN_BASE. */
|
|
#define COMPAT_ELF_ET_DYN_BASE (2 * TASK_SIZE_32 / 3)
|
|
|
|
/* AArch32 registers. */
|
|
#define COMPAT_ELF_NGREG 18
|
|
typedef unsigned int compat_elf_greg_t;
|
|
typedef compat_elf_greg_t compat_elf_gregset_t[COMPAT_ELF_NGREG];
|
|
|
|
/* AArch32 EABI. */
|
|
#define EF_ARM_EABI_MASK 0xff000000
|
|
#define compat_elf_check_arch(x) (((x)->e_machine == EM_ARM) && \
|
|
((x)->e_flags & EF_ARM_EABI_MASK))
|
|
|
|
#define compat_start_thread compat_start_thread
|
|
#define COMPAT_SET_PERSONALITY(ex) \
|
|
do { \
|
|
set_thread_flag(TIF_32BIT); \
|
|
} while (0)
|
|
|
|
#define COMPAT_ARCH_DLINFO
|
|
extern int aarch32_setup_vectors_page(struct linux_binprm *bprm,
|
|
int uses_interp);
|
|
#define compat_arch_setup_additional_pages \
|
|
aarch32_setup_vectors_page
|
|
|
|
#endif /* CONFIG_COMPAT */
|
|
|
|
#endif /* !__ASSEMBLY__ */
|
|
|
|
#endif
|