msm: camera: Update combo clk mask in CSIPHY
For 14nm CSIPHY, the 5th lane is the clock lane in combo mode. So update the mask value to 0x10. Change-Id: I628031b19c1bd99d6c117e8b8db05af95f540106 Signed-off-by: Xu Han <hanxu@codeaurora.org>
This commit is contained in:
parent
ca20ea97a9
commit
39385c4921
1 changed files with 2 additions and 2 deletions
|
@ -1,4 +1,4 @@
|
|||
/* Copyright (c) 2015, The Linux Foundation. All rights reserved.
|
||||
/* Copyright (c) 2015-2016, The Linux Foundation. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 and
|
||||
|
@ -22,7 +22,7 @@ struct csiphy_reg_parms_t csiphy_v3_5 = {
|
|||
.mipi_csiphy_interrupt_status0_addr = 0x8B0,
|
||||
.mipi_csiphy_interrupt_clear0_addr = 0x858,
|
||||
.mipi_csiphy_glbl_irq_cmd_addr = 0x828,
|
||||
.combo_clk_mask = 0x8,
|
||||
.combo_clk_mask = 0x10,
|
||||
};
|
||||
|
||||
struct csiphy_reg_3ph_parms_t csiphy_v3_5_3ph = {
|
||||
|
|
Loading…
Add table
Reference in a new issue