ARM: dts: msm: set VDD_APCC CPR IRQ affinity for CPU0/1 on msm8996pro
Set the CPR IRQ affinity of the VDD_APCC CPR3 controller to be both cores of the APPS power cluster (i.e. CPU0 and CPU1). This ensures that neither of the CPU cores of the performance cluster will be woken up to service a VDD_APCC CPR IRQ which was generated when the last performance cluster core power collapsed. Change-Id: I055e50ffcb85622ddd67d55b44d77c342e9ec074 CRs-Fixed: 949650 Signed-off-by: David Collins <collinsd@codeaurora.org>
This commit is contained in:
parent
3f942f9f96
commit
4f54b53642
1 changed files with 1 additions and 0 deletions
|
@ -33,6 +33,7 @@
|
||||||
|
|
||||||
&apcc_cpr {
|
&apcc_cpr {
|
||||||
compatible = "qcom,cpr3-msm8996pro-hmss-regulator";
|
compatible = "qcom,cpr3-msm8996pro-hmss-regulator";
|
||||||
|
qcom,cpr-interrupt-affinity = <&CPU0 &CPU1>;
|
||||||
};
|
};
|
||||||
|
|
||||||
&apc0_pwrcl_vreg {
|
&apc0_pwrcl_vreg {
|
||||||
|
|
Loading…
Add table
Reference in a new issue