mdss: dp: fix the NVID parameter calculation for Display Port
The NVID programming for Display Port needs to be set to twice the 'n' divider of the pixel clock RCG for 5.4 GHz link rate. Add change to take care of this in Display Port driver. Change-Id: Ied31f67372d9738e96d1d908acd96a02b82d4630 Signed-off-by: Padmanabhan Komanduru <pkomandu@codeaurora.org>
This commit is contained in:
parent
a7bf109995
commit
72cdcba926
1 changed files with 2 additions and 0 deletions
|
@ -835,6 +835,8 @@ void mdss_dp_sw_config_msa(struct mdss_dp_drv_pdata *dp)
|
|||
pr_debug("pixel_m=0x%x, pixel_n=0x%x\n", pixel_m, pixel_n);
|
||||
mvid = (pixel_m & 0xFFFF) * 5;
|
||||
nvid = (0xFFFF & (~pixel_n)) + (pixel_m & 0xFFFF);
|
||||
if (dp->link_rate == DP_LINK_RATE_540)
|
||||
nvid *= 2;
|
||||
}
|
||||
|
||||
pr_debug("mvid=0x%x, nvid=0x%x\n", mvid, nvid);
|
||||
|
|
Loading…
Add table
Reference in a new issue