arm64: kernel: Update PERCPU_SECTION and RW_DATA_SECTION alignment

Update PERCPU_SECTION and RW_DATA_SECTION to align to L1_CACHE_BYTES
instead of hard coded 64 bytes since L1_CACHE_BYTES could get
updated to more than 64 bytes cacheline size.

Change-Id: I0bc1f0420675cf65e958c53a230357918f05aabc
Signed-off-by: Sarangdhar Joshi <spjoshi@codeaurora.org>
This commit is contained in:
Sarangdhar Joshi 2015-12-08 19:11:02 -08:00 committed by David Keitel
parent 05f3cbbe5c
commit 78df37581d

View file

@ -11,6 +11,7 @@
#include <asm/memory.h> #include <asm/memory.h>
#include <asm/page.h> #include <asm/page.h>
#include <asm/pgtable.h> #include <asm/pgtable.h>
#include <asm/cache.h>
#include "image.h" #include "image.h"