Merge branch 'linux-3.20' of git://anongit.freedesktop.org/git/nouveau/linux-2.6 into drm-next
There's a huge amount of no-op churn here renaming the majority of the driver from nouveau_ to nvkm_, in preparation for splitting the module into two down the track. Also switched to NVIDIA's unit and chipset names at the same time. Despite the massive amount of code touch, the commits should be safe as objdump was used to verify nothing got changed accidentally in the renames. Aside from that, not much in this first pull request: - nouveau_platform.ko for GK20A was merged into nouveau.ko - GK20A dynamic reclocking support - no more vt-switches across suspend/resume - changed output scaling policy. if the mode comes from the display's edid, we program that directly rather than using the gpu to scale to the panel's native mode. this should address complaints of having to jump through hoops for 24/120Hz modes etc - various other minor fixups and cleanups * 'linux-3.20' of git://anongit.freedesktop.org/git/nouveau/linux-2.6: (86 commits) drm/nouveau: finalise nvkm namespace switch (no binary change) drm/nouveau/device: namespace + nvidia gpu names (no binary change) drm/nouveau/vp: namespace + nvidia gpu names (no binary change) drm/nouveau/sw: namespace + nvidia gpu names (no binary change) drm/nouveau/sec: namespace + nvidia gpu names (no binary change) drm/nouveau/pm: namespace + nvidia gpu names (no binary change) drm/nouveau/msvld: namespace + nvidia gpu names (no binary change) drm/nouveau/msppp: namespace + nvidia gpu names (no binary change) drm/nouveau/mspdec: namespace + nvidia gpu names (no binary change) drm/nouveau/mpeg: namespace + nvidia gpu names (no binary change) drm/nouveau/gr: namespace + nvidia gpu names (no binary change) drm/nouveau/fifo: namespace + nvidia gpu names (no binary change) drm/nouveau/dmaobj: namespace + nvidia gpu names (no binary change) drm/nouveau/disp: namespace + nvidia gpu names (no binary change) drm/nouveau/cipher: namespace + nvidia gpu names (no binary change) drm/nouveau/ce: namespace + nvidia gpu names (no binary change) drm/nouveau/bsp: namespace + nvidia gpu names (no binary change) drm/nouveau/volt: namespace + nvidia gpu names (no binary change) drm/nouveau/timer: namespace + nvidia gpu names (no binary change) drm/nouveau/therm: namespace + nvidia gpu names (no binary change) ...
This commit is contained in:
Dave Airlie
commit
bdfcea4bdc
774 changed files with 21616 additions and 22376 deletions
66
drivers/gpu/drm/nouveau/Kbuild
Normal file
66
drivers/gpu/drm/nouveau/Kbuild
Normal file
|
|
@ -0,0 +1,66 @@
|
|||
ccflags-y := -Iinclude/drm
|
||||
ccflags-y += -I$(src)/include
|
||||
ccflags-y += -I$(src)/include/nvkm
|
||||
ccflags-y += -I$(src)/nvkm
|
||||
ccflags-y += -I$(src)
|
||||
|
||||
# NVKM - HW resource manager
|
||||
#- code also used by various userspace tools/tests
|
||||
include $(src)/nvif/Kbuild
|
||||
nouveau-y := $(nvif-y)
|
||||
|
||||
# NVIF - NVKM interface library (NVKM user interface also defined here)
|
||||
#- code also used by various userspace tools/tests
|
||||
include $(src)/nvkm/Kbuild
|
||||
nouveau-y += $(nvkm-y)
|
||||
|
||||
# DRM - general
|
||||
ifdef CONFIG_X86
|
||||
nouveau-$(CONFIG_ACPI) += nouveau_acpi.o
|
||||
endif
|
||||
nouveau-y += nouveau_agp.o
|
||||
nouveau-$(CONFIG_DEBUG_FS) += nouveau_debugfs.o
|
||||
nouveau-y += nouveau_drm.o
|
||||
nouveau-y += nouveau_hwmon.o
|
||||
nouveau-$(CONFIG_COMPAT) += nouveau_ioc32.o
|
||||
nouveau-y += nouveau_nvif.o
|
||||
nouveau-$(CONFIG_NOUVEAU_PLATFORM_DRIVER) += nouveau_platform.o
|
||||
nouveau-y += nouveau_sysfs.o
|
||||
nouveau-y += nouveau_usif.o # userspace <-> nvif
|
||||
nouveau-y += nouveau_vga.o
|
||||
|
||||
# DRM - memory management
|
||||
nouveau-y += nouveau_bo.o
|
||||
nouveau-y += nouveau_gem.o
|
||||
nouveau-y += nouveau_prime.o
|
||||
nouveau-y += nouveau_sgdma.o
|
||||
nouveau-y += nouveau_ttm.o
|
||||
|
||||
# DRM - modesetting
|
||||
nouveau-$(CONFIG_DRM_NOUVEAU_BACKLIGHT) += nouveau_backlight.o
|
||||
nouveau-y += nouveau_connector.o
|
||||
nouveau-y += nouveau_display.o
|
||||
nouveau-y += nv50_display.o
|
||||
nouveau-y += nouveau_dp.o
|
||||
nouveau-y += nouveau_fbcon.o
|
||||
nouveau-y += nv04_fbcon.o
|
||||
nouveau-y += nv50_fbcon.o
|
||||
nouveau-y += nvc0_fbcon.o
|
||||
|
||||
# DRM - command submission
|
||||
nouveau-y += nouveau_abi16.o
|
||||
nouveau-y += nouveau_chan.o
|
||||
nouveau-y += nouveau_dma.o
|
||||
nouveau-y += nouveau_fence.o
|
||||
nouveau-y += nv04_fence.o
|
||||
nouveau-y += nv10_fence.o
|
||||
nouveau-y += nv17_fence.o
|
||||
nouveau-y += nv50_fence.o
|
||||
nouveau-y += nv84_fence.o
|
||||
nouveau-y += nvc0_fence.o
|
||||
|
||||
# DRM - prehistoric modesetting (NV04-G7x)
|
||||
nouveau-y += nouveau_bios.o
|
||||
include $(src)/dispnv04/Kbuild
|
||||
|
||||
obj-$(CONFIG_DRM_NOUVEAU) += nouveau.o
|
||||
|
|
@ -26,7 +26,7 @@ config DRM_NOUVEAU
|
|||
Choose this option for open-source NVIDIA support.
|
||||
|
||||
config NOUVEAU_PLATFORM_DRIVER
|
||||
tristate "Nouveau (NVIDIA) SoC GPUs"
|
||||
bool "Nouveau (NVIDIA) SoC GPUs"
|
||||
depends on DRM_NOUVEAU && ARCH_TEGRA
|
||||
default y
|
||||
help
|
||||
|
|
|
|||
|
|
@ -1,400 +0,0 @@
|
|||
#
|
||||
# Makefile for the drm device driver. This driver provides support for the
|
||||
# Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
|
||||
|
||||
ccflags-y := -Iinclude/drm
|
||||
ccflags-y += -I$(src)/core/include
|
||||
ccflags-y += -I$(src)/core
|
||||
ccflags-y += -I$(src)
|
||||
|
||||
nouveau-y := core/core/client.o
|
||||
nouveau-y += core/core/engctx.o
|
||||
nouveau-y += core/core/engine.o
|
||||
nouveau-y += core/core/enum.o
|
||||
nouveau-y += core/core/event.o
|
||||
nouveau-y += core/core/gpuobj.o
|
||||
nouveau-y += core/core/handle.o
|
||||
nouveau-y += core/core/ioctl.o
|
||||
nouveau-y += core/core/mm.o
|
||||
nouveau-y += core/core/namedb.o
|
||||
nouveau-y += core/core/notify.o
|
||||
nouveau-y += core/core/object.o
|
||||
nouveau-y += core/core/option.o
|
||||
nouveau-y += core/core/parent.o
|
||||
nouveau-y += core/core/printk.o
|
||||
nouveau-y += core/core/ramht.o
|
||||
nouveau-y += core/core/subdev.o
|
||||
|
||||
nouveau-y += core/subdev/bar/base.o
|
||||
nouveau-y += core/subdev/bar/nv50.o
|
||||
nouveau-y += core/subdev/bar/nvc0.o
|
||||
nouveau-y += core/subdev/bar/gk20a.o
|
||||
nouveau-y += core/subdev/bios/base.o
|
||||
nouveau-y += core/subdev/bios/bit.o
|
||||
nouveau-y += core/subdev/bios/boost.o
|
||||
nouveau-y += core/subdev/bios/conn.o
|
||||
nouveau-y += core/subdev/bios/cstep.o
|
||||
nouveau-y += core/subdev/bios/dcb.o
|
||||
nouveau-y += core/subdev/bios/disp.o
|
||||
nouveau-y += core/subdev/bios/dp.o
|
||||
nouveau-y += core/subdev/bios/extdev.o
|
||||
nouveau-y += core/subdev/bios/fan.o
|
||||
nouveau-y += core/subdev/bios/gpio.o
|
||||
nouveau-y += core/subdev/bios/i2c.o
|
||||
nouveau-y += core/subdev/bios/image.o
|
||||
nouveau-y += core/subdev/bios/init.o
|
||||
nouveau-y += core/subdev/bios/mxm.o
|
||||
nouveau-y += core/subdev/bios/npde.o
|
||||
nouveau-y += core/subdev/bios/pcir.o
|
||||
nouveau-y += core/subdev/bios/perf.o
|
||||
nouveau-y += core/subdev/bios/pll.o
|
||||
nouveau-y += core/subdev/bios/pmu.o
|
||||
nouveau-y += core/subdev/bios/ramcfg.o
|
||||
nouveau-y += core/subdev/bios/rammap.o
|
||||
nouveau-y += core/subdev/bios/shadow.o
|
||||
nouveau-y += core/subdev/bios/shadowacpi.o
|
||||
nouveau-y += core/subdev/bios/shadowof.o
|
||||
nouveau-y += core/subdev/bios/shadowpci.o
|
||||
nouveau-y += core/subdev/bios/shadowramin.o
|
||||
nouveau-y += core/subdev/bios/shadowrom.o
|
||||
nouveau-y += core/subdev/bios/timing.o
|
||||
nouveau-y += core/subdev/bios/therm.o
|
||||
nouveau-y += core/subdev/bios/vmap.o
|
||||
nouveau-y += core/subdev/bios/volt.o
|
||||
nouveau-y += core/subdev/bios/xpio.o
|
||||
nouveau-y += core/subdev/bios/M0203.o
|
||||
nouveau-y += core/subdev/bios/M0205.o
|
||||
nouveau-y += core/subdev/bios/M0209.o
|
||||
nouveau-y += core/subdev/bios/P0260.o
|
||||
nouveau-y += core/subdev/bus/hwsq.o
|
||||
nouveau-y += core/subdev/bus/nv04.o
|
||||
nouveau-y += core/subdev/bus/nv31.o
|
||||
nouveau-y += core/subdev/bus/nv50.o
|
||||
nouveau-y += core/subdev/bus/nv94.o
|
||||
nouveau-y += core/subdev/bus/nvc0.o
|
||||
nouveau-y += core/subdev/clock/base.o
|
||||
nouveau-y += core/subdev/clock/nv04.o
|
||||
nouveau-y += core/subdev/clock/nv40.o
|
||||
nouveau-y += core/subdev/clock/nv50.o
|
||||
nouveau-y += core/subdev/clock/nv84.o
|
||||
nouveau-y += core/subdev/clock/nva3.o
|
||||
nouveau-y += core/subdev/clock/nvaa.o
|
||||
nouveau-y += core/subdev/clock/nvc0.o
|
||||
nouveau-y += core/subdev/clock/nve0.o
|
||||
nouveau-y += core/subdev/clock/gk20a.o
|
||||
nouveau-y += core/subdev/clock/pllnv04.o
|
||||
nouveau-y += core/subdev/clock/pllnva3.o
|
||||
nouveau-y += core/subdev/devinit/base.o
|
||||
nouveau-y += core/subdev/devinit/nv04.o
|
||||
nouveau-y += core/subdev/devinit/nv05.o
|
||||
nouveau-y += core/subdev/devinit/nv10.o
|
||||
nouveau-y += core/subdev/devinit/nv1a.o
|
||||
nouveau-y += core/subdev/devinit/nv20.o
|
||||
nouveau-y += core/subdev/devinit/nv50.o
|
||||
nouveau-y += core/subdev/devinit/nv84.o
|
||||
nouveau-y += core/subdev/devinit/nv98.o
|
||||
nouveau-y += core/subdev/devinit/nva3.o
|
||||
nouveau-y += core/subdev/devinit/nvaf.o
|
||||
nouveau-y += core/subdev/devinit/nvc0.o
|
||||
nouveau-y += core/subdev/devinit/gm107.o
|
||||
nouveau-y += core/subdev/devinit/gm204.o
|
||||
nouveau-y += core/subdev/fb/base.o
|
||||
nouveau-y += core/subdev/fb/nv04.o
|
||||
nouveau-y += core/subdev/fb/nv10.o
|
||||
nouveau-y += core/subdev/fb/nv1a.o
|
||||
nouveau-y += core/subdev/fb/nv20.o
|
||||
nouveau-y += core/subdev/fb/nv25.o
|
||||
nouveau-y += core/subdev/fb/nv30.o
|
||||
nouveau-y += core/subdev/fb/nv35.o
|
||||
nouveau-y += core/subdev/fb/nv36.o
|
||||
nouveau-y += core/subdev/fb/nv40.o
|
||||
nouveau-y += core/subdev/fb/nv41.o
|
||||
nouveau-y += core/subdev/fb/nv44.o
|
||||
nouveau-y += core/subdev/fb/nv46.o
|
||||
nouveau-y += core/subdev/fb/nv47.o
|
||||
nouveau-y += core/subdev/fb/nv49.o
|
||||
nouveau-y += core/subdev/fb/nv4e.o
|
||||
nouveau-y += core/subdev/fb/nv50.o
|
||||
nouveau-y += core/subdev/fb/nv84.o
|
||||
nouveau-y += core/subdev/fb/nva3.o
|
||||
nouveau-y += core/subdev/fb/nvaa.o
|
||||
nouveau-y += core/subdev/fb/nvaf.o
|
||||
nouveau-y += core/subdev/fb/nvc0.o
|
||||
nouveau-y += core/subdev/fb/nve0.o
|
||||
nouveau-y += core/subdev/fb/gk20a.o
|
||||
nouveau-y += core/subdev/fb/gm107.o
|
||||
nouveau-y += core/subdev/fb/ramnv04.o
|
||||
nouveau-y += core/subdev/fb/ramnv10.o
|
||||
nouveau-y += core/subdev/fb/ramnv1a.o
|
||||
nouveau-y += core/subdev/fb/ramnv20.o
|
||||
nouveau-y += core/subdev/fb/ramnv40.o
|
||||
nouveau-y += core/subdev/fb/ramnv41.o
|
||||
nouveau-y += core/subdev/fb/ramnv44.o
|
||||
nouveau-y += core/subdev/fb/ramnv49.o
|
||||
nouveau-y += core/subdev/fb/ramnv4e.o
|
||||
nouveau-y += core/subdev/fb/ramnv50.o
|
||||
nouveau-y += core/subdev/fb/ramnva3.o
|
||||
nouveau-y += core/subdev/fb/ramnvaa.o
|
||||
nouveau-y += core/subdev/fb/ramnvc0.o
|
||||
nouveau-y += core/subdev/fb/ramnve0.o
|
||||
nouveau-y += core/subdev/fb/ramgk20a.o
|
||||
nouveau-y += core/subdev/fb/ramgm107.o
|
||||
nouveau-y += core/subdev/fb/sddr2.o
|
||||
nouveau-y += core/subdev/fb/sddr3.o
|
||||
nouveau-y += core/subdev/fb/gddr3.o
|
||||
nouveau-y += core/subdev/fb/gddr5.o
|
||||
nouveau-y += core/subdev/fuse/base.o
|
||||
nouveau-y += core/subdev/fuse/g80.o
|
||||
nouveau-y += core/subdev/fuse/gf100.o
|
||||
nouveau-y += core/subdev/fuse/gm107.o
|
||||
nouveau-y += core/subdev/gpio/base.o
|
||||
nouveau-y += core/subdev/gpio/nv10.o
|
||||
nouveau-y += core/subdev/gpio/nv50.o
|
||||
nouveau-y += core/subdev/gpio/nv94.o
|
||||
nouveau-y += core/subdev/gpio/nvd0.o
|
||||
nouveau-y += core/subdev/gpio/nve0.o
|
||||
nouveau-y += core/subdev/i2c/base.o
|
||||
nouveau-y += core/subdev/i2c/anx9805.o
|
||||
nouveau-y += core/subdev/i2c/aux.o
|
||||
nouveau-y += core/subdev/i2c/bit.o
|
||||
nouveau-y += core/subdev/i2c/pad.o
|
||||
nouveau-y += core/subdev/i2c/padnv04.o
|
||||
nouveau-y += core/subdev/i2c/padnv94.o
|
||||
nouveau-y += core/subdev/i2c/padgm204.o
|
||||
nouveau-y += core/subdev/i2c/nv04.o
|
||||
nouveau-y += core/subdev/i2c/nv4e.o
|
||||
nouveau-y += core/subdev/i2c/nv50.o
|
||||
nouveau-y += core/subdev/i2c/nv94.o
|
||||
nouveau-y += core/subdev/i2c/nvd0.o
|
||||
nouveau-y += core/subdev/i2c/gf117.o
|
||||
nouveau-y += core/subdev/i2c/nve0.o
|
||||
nouveau-y += core/subdev/i2c/gm204.o
|
||||
nouveau-y += core/subdev/ibus/nvc0.o
|
||||
nouveau-y += core/subdev/ibus/nve0.o
|
||||
nouveau-y += core/subdev/ibus/gk20a.o
|
||||
nouveau-y += core/subdev/instmem/base.o
|
||||
nouveau-y += core/subdev/instmem/nv04.o
|
||||
nouveau-y += core/subdev/instmem/nv40.o
|
||||
nouveau-y += core/subdev/instmem/nv50.o
|
||||
nouveau-y += core/subdev/ltc/base.o
|
||||
nouveau-y += core/subdev/ltc/gf100.o
|
||||
nouveau-y += core/subdev/ltc/gk104.o
|
||||
nouveau-y += core/subdev/ltc/gm107.o
|
||||
nouveau-y += core/subdev/mc/base.o
|
||||
nouveau-y += core/subdev/mc/nv04.o
|
||||
nouveau-y += core/subdev/mc/nv40.o
|
||||
nouveau-y += core/subdev/mc/nv44.o
|
||||
nouveau-y += core/subdev/mc/nv4c.o
|
||||
nouveau-y += core/subdev/mc/nv50.o
|
||||
nouveau-y += core/subdev/mc/nv94.o
|
||||
nouveau-y += core/subdev/mc/nv98.o
|
||||
nouveau-y += core/subdev/mc/nvc0.o
|
||||
nouveau-y += core/subdev/mc/nvc3.o
|
||||
nouveau-y += core/subdev/mc/gk20a.o
|
||||
nouveau-y += core/subdev/mxm/base.o
|
||||
nouveau-y += core/subdev/mxm/mxms.o
|
||||
nouveau-y += core/subdev/mxm/nv50.o
|
||||
nouveau-y += core/subdev/pwr/base.o
|
||||
nouveau-y += core/subdev/pwr/memx.o
|
||||
nouveau-y += core/subdev/pwr/nva3.o
|
||||
nouveau-y += core/subdev/pwr/nvc0.o
|
||||
nouveau-y += core/subdev/pwr/nvd0.o
|
||||
nouveau-y += core/subdev/pwr/gk104.o
|
||||
nouveau-y += core/subdev/pwr/nv108.o
|
||||
nouveau-y += core/subdev/therm/base.o
|
||||
nouveau-y += core/subdev/therm/fan.o
|
||||
nouveau-y += core/subdev/therm/fannil.o
|
||||
nouveau-y += core/subdev/therm/fanpwm.o
|
||||
nouveau-y += core/subdev/therm/fantog.o
|
||||
nouveau-y += core/subdev/therm/ic.o
|
||||
nouveau-y += core/subdev/therm/temp.o
|
||||
nouveau-y += core/subdev/therm/nv40.o
|
||||
nouveau-y += core/subdev/therm/nv50.o
|
||||
nouveau-y += core/subdev/therm/nv84.o
|
||||
nouveau-y += core/subdev/therm/nva3.o
|
||||
nouveau-y += core/subdev/therm/nvd0.o
|
||||
nouveau-y += core/subdev/therm/gm107.o
|
||||
nouveau-y += core/subdev/timer/base.o
|
||||
nouveau-y += core/subdev/timer/nv04.o
|
||||
nouveau-y += core/subdev/timer/gk20a.o
|
||||
nouveau-y += core/subdev/vm/base.o
|
||||
nouveau-y += core/subdev/vm/nv04.o
|
||||
nouveau-y += core/subdev/vm/nv41.o
|
||||
nouveau-y += core/subdev/vm/nv44.o
|
||||
nouveau-y += core/subdev/vm/nv50.o
|
||||
nouveau-y += core/subdev/vm/nvc0.o
|
||||
nouveau-y += core/subdev/volt/base.o
|
||||
nouveau-y += core/subdev/volt/gpio.o
|
||||
nouveau-y += core/subdev/volt/nv40.o
|
||||
nouveau-y += core/subdev/volt/gk20a.o
|
||||
|
||||
nouveau-y += core/engine/falcon.o
|
||||
nouveau-y += core/engine/xtensa.o
|
||||
nouveau-y += core/engine/dmaobj/base.o
|
||||
nouveau-y += core/engine/dmaobj/nv04.o
|
||||
nouveau-y += core/engine/dmaobj/nv50.o
|
||||
nouveau-y += core/engine/dmaobj/nvc0.o
|
||||
nouveau-y += core/engine/dmaobj/nvd0.o
|
||||
nouveau-y += core/engine/bsp/nv84.o
|
||||
nouveau-y += core/engine/bsp/nv98.o
|
||||
nouveau-y += core/engine/bsp/nvc0.o
|
||||
nouveau-y += core/engine/bsp/nve0.o
|
||||
nouveau-y += core/engine/copy/nva3.o
|
||||
nouveau-y += core/engine/copy/nvc0.o
|
||||
nouveau-y += core/engine/copy/nve0.o
|
||||
nouveau-y += core/engine/crypt/nv84.o
|
||||
nouveau-y += core/engine/crypt/nv98.o
|
||||
nouveau-y += core/engine/device/acpi.o
|
||||
nouveau-y += core/engine/device/base.o
|
||||
nouveau-y += core/engine/device/ctrl.o
|
||||
nouveau-y += core/engine/device/nv04.o
|
||||
nouveau-y += core/engine/device/nv10.o
|
||||
nouveau-y += core/engine/device/nv20.o
|
||||
nouveau-y += core/engine/device/nv30.o
|
||||
nouveau-y += core/engine/device/nv40.o
|
||||
nouveau-y += core/engine/device/nv50.o
|
||||
nouveau-y += core/engine/device/nvc0.o
|
||||
nouveau-y += core/engine/device/nve0.o
|
||||
nouveau-y += core/engine/device/gm100.o
|
||||
nouveau-y += core/engine/disp/base.o
|
||||
nouveau-y += core/engine/disp/conn.o
|
||||
nouveau-y += core/engine/disp/outp.o
|
||||
nouveau-y += core/engine/disp/outpdp.o
|
||||
nouveau-y += core/engine/disp/nv04.o
|
||||
nouveau-y += core/engine/disp/nv50.o
|
||||
nouveau-y += core/engine/disp/nv84.o
|
||||
nouveau-y += core/engine/disp/nv94.o
|
||||
nouveau-y += core/engine/disp/nva0.o
|
||||
nouveau-y += core/engine/disp/nva3.o
|
||||
nouveau-y += core/engine/disp/nvd0.o
|
||||
nouveau-y += core/engine/disp/nve0.o
|
||||
nouveau-y += core/engine/disp/nvf0.o
|
||||
nouveau-y += core/engine/disp/gm107.o
|
||||
nouveau-y += core/engine/disp/gm204.o
|
||||
nouveau-y += core/engine/disp/dacnv50.o
|
||||
nouveau-y += core/engine/disp/dport.o
|
||||
nouveau-y += core/engine/disp/hdanva3.o
|
||||
nouveau-y += core/engine/disp/hdanvd0.o
|
||||
nouveau-y += core/engine/disp/hdminv84.o
|
||||
nouveau-y += core/engine/disp/hdminva3.o
|
||||
nouveau-y += core/engine/disp/hdminvd0.o
|
||||
nouveau-y += core/engine/disp/hdminve0.o
|
||||
nouveau-y += core/engine/disp/piornv50.o
|
||||
nouveau-y += core/engine/disp/sornv50.o
|
||||
nouveau-y += core/engine/disp/sornv94.o
|
||||
nouveau-y += core/engine/disp/sornvd0.o
|
||||
nouveau-y += core/engine/disp/sorgm204.o
|
||||
nouveau-y += core/engine/disp/vga.o
|
||||
nouveau-y += core/engine/fifo/base.o
|
||||
nouveau-y += core/engine/fifo/nv04.o
|
||||
nouveau-y += core/engine/fifo/nv10.o
|
||||
nouveau-y += core/engine/fifo/nv17.o
|
||||
nouveau-y += core/engine/fifo/nv40.o
|
||||
nouveau-y += core/engine/fifo/nv50.o
|
||||
nouveau-y += core/engine/fifo/nv84.o
|
||||
nouveau-y += core/engine/fifo/nvc0.o
|
||||
nouveau-y += core/engine/fifo/nve0.o
|
||||
nouveau-y += core/engine/fifo/gk20a.o
|
||||
nouveau-y += core/engine/fifo/nv108.o
|
||||
nouveau-y += core/engine/graph/ctxnv40.o
|
||||
nouveau-y += core/engine/graph/ctxnv50.o
|
||||
nouveau-y += core/engine/graph/ctxnvc0.o
|
||||
nouveau-y += core/engine/graph/ctxnvc1.o
|
||||
nouveau-y += core/engine/graph/ctxnvc4.o
|
||||
nouveau-y += core/engine/graph/ctxnvc8.o
|
||||
nouveau-y += core/engine/graph/ctxnvd7.o
|
||||
nouveau-y += core/engine/graph/ctxnvd9.o
|
||||
nouveau-y += core/engine/graph/ctxnve4.o
|
||||
nouveau-y += core/engine/graph/ctxgk20a.o
|
||||
nouveau-y += core/engine/graph/ctxnvf0.o
|
||||
nouveau-y += core/engine/graph/ctxgk110b.o
|
||||
nouveau-y += core/engine/graph/ctxnv108.o
|
||||
nouveau-y += core/engine/graph/ctxgm107.o
|
||||
nouveau-y += core/engine/graph/nv04.o
|
||||
nouveau-y += core/engine/graph/nv10.o
|
||||
nouveau-y += core/engine/graph/nv20.o
|
||||
nouveau-y += core/engine/graph/nv25.o
|
||||
nouveau-y += core/engine/graph/nv2a.o
|
||||
nouveau-y += core/engine/graph/nv30.o
|
||||
nouveau-y += core/engine/graph/nv34.o
|
||||
nouveau-y += core/engine/graph/nv35.o
|
||||
nouveau-y += core/engine/graph/nv40.o
|
||||
nouveau-y += core/engine/graph/nv50.o
|
||||
nouveau-y += core/engine/graph/nvc0.o
|
||||
nouveau-y += core/engine/graph/nvc1.o
|
||||
nouveau-y += core/engine/graph/nvc4.o
|
||||
nouveau-y += core/engine/graph/nvc8.o
|
||||
nouveau-y += core/engine/graph/nvd7.o
|
||||
nouveau-y += core/engine/graph/nvd9.o
|
||||
nouveau-y += core/engine/graph/nve4.o
|
||||
nouveau-y += core/engine/graph/gk20a.o
|
||||
nouveau-y += core/engine/graph/nvf0.o
|
||||
nouveau-y += core/engine/graph/gk110b.o
|
||||
nouveau-y += core/engine/graph/nv108.o
|
||||
nouveau-y += core/engine/graph/gm107.o
|
||||
nouveau-y += core/engine/mpeg/nv31.o
|
||||
nouveau-y += core/engine/mpeg/nv40.o
|
||||
nouveau-y += core/engine/mpeg/nv44.o
|
||||
nouveau-y += core/engine/mpeg/nv50.o
|
||||
nouveau-y += core/engine/mpeg/nv84.o
|
||||
nouveau-y += core/engine/perfmon/base.o
|
||||
nouveau-y += core/engine/perfmon/daemon.o
|
||||
nouveau-y += core/engine/perfmon/nv40.o
|
||||
nouveau-y += core/engine/perfmon/nv50.o
|
||||
nouveau-y += core/engine/perfmon/nv84.o
|
||||
nouveau-y += core/engine/perfmon/nva3.o
|
||||
nouveau-y += core/engine/perfmon/nvc0.o
|
||||
nouveau-y += core/engine/perfmon/nve0.o
|
||||
nouveau-y += core/engine/perfmon/nvf0.o
|
||||
nouveau-y += core/engine/ppp/nv98.o
|
||||
nouveau-y += core/engine/ppp/nvc0.o
|
||||
nouveau-y += core/engine/software/nv04.o
|
||||
nouveau-y += core/engine/software/nv10.o
|
||||
nouveau-y += core/engine/software/nv50.o
|
||||
nouveau-y += core/engine/software/nvc0.o
|
||||
nouveau-y += core/engine/vp/nv84.o
|
||||
nouveau-y += core/engine/vp/nv98.o
|
||||
nouveau-y += core/engine/vp/nvc0.o
|
||||
nouveau-y += core/engine/vp/nve0.o
|
||||
|
||||
# nvif
|
||||
nouveau-y += nvif/object.o
|
||||
nouveau-y += nvif/client.o
|
||||
nouveau-y += nvif/device.o
|
||||
nouveau-y += nvif/notify.o
|
||||
|
||||
# drm/core
|
||||
nouveau-y += nouveau_drm.o nouveau_chan.o nouveau_dma.o nouveau_fence.o
|
||||
nouveau-y += nouveau_vga.o nouveau_agp.o
|
||||
nouveau-y += nouveau_ttm.o nouveau_sgdma.o nouveau_bo.o nouveau_gem.o
|
||||
nouveau-y += nouveau_prime.o nouveau_abi16.o
|
||||
nouveau-y += nouveau_nvif.o nouveau_usif.o
|
||||
nouveau-y += nv04_fence.o nv10_fence.o nv17_fence.o
|
||||
nouveau-y += nv50_fence.o nv84_fence.o nvc0_fence.o
|
||||
|
||||
# drm/kms
|
||||
nouveau-y += nouveau_bios.o nouveau_fbcon.o nouveau_display.o
|
||||
nouveau-y += nouveau_connector.o nouveau_dp.o
|
||||
nouveau-y += nv04_fbcon.o nv50_fbcon.o nvc0_fbcon.o
|
||||
|
||||
# drm/kms/nv04:nv50
|
||||
include $(src)/dispnv04/Makefile
|
||||
|
||||
# drm/kms/nv50-
|
||||
nouveau-y += nv50_display.o
|
||||
|
||||
# drm/pm
|
||||
nouveau-y += nouveau_hwmon.o nouveau_sysfs.o
|
||||
|
||||
# other random bits
|
||||
nouveau-$(CONFIG_COMPAT) += nouveau_ioc32.o
|
||||
ifdef CONFIG_X86
|
||||
nouveau-$(CONFIG_ACPI) += nouveau_acpi.o
|
||||
endif
|
||||
nouveau-$(CONFIG_DRM_NOUVEAU_BACKLIGHT) += nouveau_backlight.o
|
||||
nouveau-$(CONFIG_DEBUG_FS) += nouveau_debugfs.o
|
||||
|
||||
obj-$(CONFIG_DRM_NOUVEAU)+= nouveau.o
|
||||
|
||||
# platform driver
|
||||
obj-$(CONFIG_NOUVEAU_PLATFORM_DRIVER) += nouveau_platform.o
|
||||
|
|
@ -1,323 +0,0 @@
|
|||
/*
|
||||
* Copyright 2012 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <core/object.h>
|
||||
#include <core/gpuobj.h>
|
||||
|
||||
#include <subdev/instmem.h>
|
||||
#include <subdev/bar.h>
|
||||
#include <subdev/vm.h>
|
||||
|
||||
void
|
||||
nouveau_gpuobj_destroy(struct nouveau_gpuobj *gpuobj)
|
||||
{
|
||||
int i;
|
||||
|
||||
if (gpuobj->flags & NVOBJ_FLAG_ZERO_FREE) {
|
||||
for (i = 0; i < gpuobj->size; i += 4)
|
||||
nv_wo32(gpuobj, i, 0x00000000);
|
||||
}
|
||||
|
||||
if (gpuobj->node) {
|
||||
nouveau_mm_free(&nv_gpuobj(gpuobj->parent)->heap,
|
||||
&gpuobj->node);
|
||||
}
|
||||
|
||||
if (gpuobj->heap.block_size)
|
||||
nouveau_mm_fini(&gpuobj->heap);
|
||||
|
||||
nouveau_object_destroy(&gpuobj->base);
|
||||
}
|
||||
|
||||
int
|
||||
nouveau_gpuobj_create_(struct nouveau_object *parent,
|
||||
struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, u32 pclass,
|
||||
struct nouveau_object *pargpu,
|
||||
u32 size, u32 align, u32 flags,
|
||||
int length, void **pobject)
|
||||
{
|
||||
struct nouveau_instmem *imem = nouveau_instmem(parent);
|
||||
struct nouveau_bar *bar = nouveau_bar(parent);
|
||||
struct nouveau_gpuobj *gpuobj;
|
||||
struct nouveau_mm *heap = NULL;
|
||||
int ret, i;
|
||||
u64 addr;
|
||||
|
||||
*pobject = NULL;
|
||||
|
||||
if (pargpu) {
|
||||
while ((pargpu = nv_pclass(pargpu, NV_GPUOBJ_CLASS))) {
|
||||
if (nv_gpuobj(pargpu)->heap.block_size)
|
||||
break;
|
||||
pargpu = pargpu->parent;
|
||||
}
|
||||
|
||||
if (unlikely(pargpu == NULL)) {
|
||||
nv_error(parent, "no gpuobj heap\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
addr = nv_gpuobj(pargpu)->addr;
|
||||
heap = &nv_gpuobj(pargpu)->heap;
|
||||
atomic_inc(&parent->refcount);
|
||||
} else {
|
||||
ret = imem->alloc(imem, parent, size, align, &parent);
|
||||
pargpu = parent;
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
addr = nv_memobj(pargpu)->addr;
|
||||
size = nv_memobj(pargpu)->size;
|
||||
|
||||
if (bar && bar->alloc) {
|
||||
struct nouveau_instobj *iobj = (void *)parent;
|
||||
struct nouveau_mem **mem = (void *)(iobj + 1);
|
||||
struct nouveau_mem *node = *mem;
|
||||
if (!bar->alloc(bar, parent, node, &pargpu)) {
|
||||
nouveau_object_ref(NULL, &parent);
|
||||
parent = pargpu;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
ret = nouveau_object_create_(parent, engine, oclass, pclass |
|
||||
NV_GPUOBJ_CLASS, length, pobject);
|
||||
nouveau_object_ref(NULL, &parent);
|
||||
gpuobj = *pobject;
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
gpuobj->parent = pargpu;
|
||||
gpuobj->flags = flags;
|
||||
gpuobj->addr = addr;
|
||||
gpuobj->size = size;
|
||||
|
||||
if (heap) {
|
||||
ret = nouveau_mm_head(heap, 0, 1, size, size,
|
||||
max(align, (u32)1), &gpuobj->node);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
gpuobj->addr += gpuobj->node->offset;
|
||||
}
|
||||
|
||||
if (gpuobj->flags & NVOBJ_FLAG_HEAP) {
|
||||
ret = nouveau_mm_init(&gpuobj->heap, 0, gpuobj->size, 1);
|
||||
if (ret)
|
||||
return ret;
|
||||
}
|
||||
|
||||
if (flags & NVOBJ_FLAG_ZERO_ALLOC) {
|
||||
for (i = 0; i < gpuobj->size; i += 4)
|
||||
nv_wo32(gpuobj, i, 0x00000000);
|
||||
}
|
||||
|
||||
return ret;
|
||||
}
|
||||
|
||||
struct nouveau_gpuobj_class {
|
||||
struct nouveau_object *pargpu;
|
||||
u64 size;
|
||||
u32 align;
|
||||
u32 flags;
|
||||
};
|
||||
|
||||
static int
|
||||
_nouveau_gpuobj_ctor(struct nouveau_object *parent,
|
||||
struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nouveau_gpuobj_class *args = data;
|
||||
struct nouveau_gpuobj *object;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_gpuobj_create(parent, engine, oclass, 0, args->pargpu,
|
||||
args->size, args->align, args->flags,
|
||||
&object);
|
||||
*pobject = nv_object(object);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
void
|
||||
_nouveau_gpuobj_dtor(struct nouveau_object *object)
|
||||
{
|
||||
nouveau_gpuobj_destroy(nv_gpuobj(object));
|
||||
}
|
||||
|
||||
int
|
||||
_nouveau_gpuobj_init(struct nouveau_object *object)
|
||||
{
|
||||
return nouveau_gpuobj_init(nv_gpuobj(object));
|
||||
}
|
||||
|
||||
int
|
||||
_nouveau_gpuobj_fini(struct nouveau_object *object, bool suspend)
|
||||
{
|
||||
return nouveau_gpuobj_fini(nv_gpuobj(object), suspend);
|
||||
}
|
||||
|
||||
u32
|
||||
_nouveau_gpuobj_rd32(struct nouveau_object *object, u64 addr)
|
||||
{
|
||||
struct nouveau_gpuobj *gpuobj = nv_gpuobj(object);
|
||||
struct nouveau_ofuncs *pfuncs = nv_ofuncs(gpuobj->parent);
|
||||
if (gpuobj->node)
|
||||
addr += gpuobj->node->offset;
|
||||
return pfuncs->rd32(gpuobj->parent, addr);
|
||||
}
|
||||
|
||||
void
|
||||
_nouveau_gpuobj_wr32(struct nouveau_object *object, u64 addr, u32 data)
|
||||
{
|
||||
struct nouveau_gpuobj *gpuobj = nv_gpuobj(object);
|
||||
struct nouveau_ofuncs *pfuncs = nv_ofuncs(gpuobj->parent);
|
||||
if (gpuobj->node)
|
||||
addr += gpuobj->node->offset;
|
||||
pfuncs->wr32(gpuobj->parent, addr, data);
|
||||
}
|
||||
|
||||
static struct nouveau_oclass
|
||||
_nouveau_gpuobj_oclass = {
|
||||
.handle = 0x00000000,
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = _nouveau_gpuobj_ctor,
|
||||
.dtor = _nouveau_gpuobj_dtor,
|
||||
.init = _nouveau_gpuobj_init,
|
||||
.fini = _nouveau_gpuobj_fini,
|
||||
.rd32 = _nouveau_gpuobj_rd32,
|
||||
.wr32 = _nouveau_gpuobj_wr32,
|
||||
},
|
||||
};
|
||||
|
||||
int
|
||||
nouveau_gpuobj_new(struct nouveau_object *parent, struct nouveau_object *pargpu,
|
||||
u32 size, u32 align, u32 flags,
|
||||
struct nouveau_gpuobj **pgpuobj)
|
||||
{
|
||||
struct nouveau_object *engine = parent;
|
||||
struct nouveau_gpuobj_class args = {
|
||||
.pargpu = pargpu,
|
||||
.size = size,
|
||||
.align = align,
|
||||
.flags = flags,
|
||||
};
|
||||
|
||||
if (!nv_iclass(engine, NV_SUBDEV_CLASS))
|
||||
engine = engine->engine;
|
||||
BUG_ON(engine == NULL);
|
||||
|
||||
return nouveau_object_ctor(parent, engine, &_nouveau_gpuobj_oclass,
|
||||
&args, sizeof(args),
|
||||
(struct nouveau_object **)pgpuobj);
|
||||
}
|
||||
|
||||
int
|
||||
nouveau_gpuobj_map(struct nouveau_gpuobj *gpuobj, u32 access,
|
||||
struct nouveau_vma *vma)
|
||||
{
|
||||
struct nouveau_bar *bar = nouveau_bar(gpuobj);
|
||||
int ret = -EINVAL;
|
||||
|
||||
if (bar && bar->umap) {
|
||||
struct nouveau_instobj *iobj = (void *)
|
||||
nv_pclass(nv_object(gpuobj), NV_MEMOBJ_CLASS);
|
||||
struct nouveau_mem **mem = (void *)(iobj + 1);
|
||||
ret = bar->umap(bar, *mem, access, vma);
|
||||
}
|
||||
|
||||
return ret;
|
||||
}
|
||||
|
||||
int
|
||||
nouveau_gpuobj_map_vm(struct nouveau_gpuobj *gpuobj, struct nouveau_vm *vm,
|
||||
u32 access, struct nouveau_vma *vma)
|
||||
{
|
||||
struct nouveau_instobj *iobj = (void *)
|
||||
nv_pclass(nv_object(gpuobj), NV_MEMOBJ_CLASS);
|
||||
struct nouveau_mem **mem = (void *)(iobj + 1);
|
||||
int ret;
|
||||
|
||||
ret = nouveau_vm_get(vm, gpuobj->size, 12, access, vma);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nouveau_vm_map(vma, *mem);
|
||||
return 0;
|
||||
}
|
||||
|
||||
void
|
||||
nouveau_gpuobj_unmap(struct nouveau_vma *vma)
|
||||
{
|
||||
if (vma->node) {
|
||||
nouveau_vm_unmap(vma);
|
||||
nouveau_vm_put(vma);
|
||||
}
|
||||
}
|
||||
|
||||
/* the below is basically only here to support sharing the paged dma object
|
||||
* for PCI(E)GART on <=nv4x chipsets, and should *not* be expected to work
|
||||
* anywhere else.
|
||||
*/
|
||||
|
||||
static void
|
||||
nouveau_gpudup_dtor(struct nouveau_object *object)
|
||||
{
|
||||
struct nouveau_gpuobj *gpuobj = (void *)object;
|
||||
nouveau_object_ref(NULL, &gpuobj->parent);
|
||||
nouveau_object_destroy(&gpuobj->base);
|
||||
}
|
||||
|
||||
static struct nouveau_oclass
|
||||
nouveau_gpudup_oclass = {
|
||||
.handle = NV_GPUOBJ_CLASS,
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.dtor = nouveau_gpudup_dtor,
|
||||
.init = nouveau_object_init,
|
||||
.fini = nouveau_object_fini,
|
||||
},
|
||||
};
|
||||
|
||||
int
|
||||
nouveau_gpuobj_dup(struct nouveau_object *parent, struct nouveau_gpuobj *base,
|
||||
struct nouveau_gpuobj **pgpuobj)
|
||||
{
|
||||
struct nouveau_gpuobj *gpuobj;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_object_create(parent, parent->engine,
|
||||
&nouveau_gpudup_oclass, 0, &gpuobj);
|
||||
*pgpuobj = gpuobj;
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nouveau_object_ref(nv_object(base), &gpuobj->parent);
|
||||
gpuobj->addr = base->addr;
|
||||
gpuobj->size = base->size;
|
||||
return 0;
|
||||
}
|
||||
|
|
@ -1,172 +0,0 @@
|
|||
/*
|
||||
* Copyright 2012 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <engine/falcon.h>
|
||||
#include <engine/fifo.h>
|
||||
#include <engine/copy.h>
|
||||
|
||||
#include <core/enum.h>
|
||||
#include <core/enum.h>
|
||||
|
||||
#include "fuc/nvc0.fuc.h"
|
||||
|
||||
struct nvc0_copy_priv {
|
||||
struct nouveau_falcon base;
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* Copy object classes
|
||||
******************************************************************************/
|
||||
|
||||
static struct nouveau_oclass
|
||||
nvc0_copy0_sclass[] = {
|
||||
{ 0x90b5, &nouveau_object_ofuncs },
|
||||
{},
|
||||
};
|
||||
|
||||
static struct nouveau_oclass
|
||||
nvc0_copy1_sclass[] = {
|
||||
{ 0x90b8, &nouveau_object_ofuncs },
|
||||
{},
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* PCOPY context
|
||||
******************************************************************************/
|
||||
|
||||
static struct nouveau_ofuncs
|
||||
nvc0_copy_context_ofuncs = {
|
||||
.ctor = _nouveau_falcon_context_ctor,
|
||||
.dtor = _nouveau_falcon_context_dtor,
|
||||
.init = _nouveau_falcon_context_init,
|
||||
.fini = _nouveau_falcon_context_fini,
|
||||
.rd32 = _nouveau_falcon_context_rd32,
|
||||
.wr32 = _nouveau_falcon_context_wr32,
|
||||
};
|
||||
|
||||
static struct nouveau_oclass
|
||||
nvc0_copy0_cclass = {
|
||||
.handle = NV_ENGCTX(COPY0, 0xc0),
|
||||
.ofuncs = &nvc0_copy_context_ofuncs,
|
||||
};
|
||||
|
||||
static struct nouveau_oclass
|
||||
nvc0_copy1_cclass = {
|
||||
.handle = NV_ENGCTX(COPY1, 0xc0),
|
||||
.ofuncs = &nvc0_copy_context_ofuncs,
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* PCOPY engine/subdev functions
|
||||
******************************************************************************/
|
||||
|
||||
static int
|
||||
nvc0_copy_init(struct nouveau_object *object)
|
||||
{
|
||||
struct nvc0_copy_priv *priv = (void *)object;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_falcon_init(&priv->base);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_wo32(priv, 0x084, nv_engidx(object) - NVDEV_ENGINE_COPY0);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nvc0_copy0_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nvc0_copy_priv *priv;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_falcon_create(parent, engine, oclass, 0x104000, true,
|
||||
"PCE0", "copy0", &priv);
|
||||
*pobject = nv_object(priv);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_subdev(priv)->unit = 0x00000040;
|
||||
nv_subdev(priv)->intr = nva3_copy_intr;
|
||||
nv_engine(priv)->cclass = &nvc0_copy0_cclass;
|
||||
nv_engine(priv)->sclass = nvc0_copy0_sclass;
|
||||
nv_falcon(priv)->code.data = nvc0_pcopy_code;
|
||||
nv_falcon(priv)->code.size = sizeof(nvc0_pcopy_code);
|
||||
nv_falcon(priv)->data.data = nvc0_pcopy_data;
|
||||
nv_falcon(priv)->data.size = sizeof(nvc0_pcopy_data);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nvc0_copy1_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nvc0_copy_priv *priv;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_falcon_create(parent, engine, oclass, 0x105000, true,
|
||||
"PCE1", "copy1", &priv);
|
||||
*pobject = nv_object(priv);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_subdev(priv)->unit = 0x00000080;
|
||||
nv_subdev(priv)->intr = nva3_copy_intr;
|
||||
nv_engine(priv)->cclass = &nvc0_copy1_cclass;
|
||||
nv_engine(priv)->sclass = nvc0_copy1_sclass;
|
||||
nv_falcon(priv)->code.data = nvc0_pcopy_code;
|
||||
nv_falcon(priv)->code.size = sizeof(nvc0_pcopy_code);
|
||||
nv_falcon(priv)->data.data = nvc0_pcopy_data;
|
||||
nv_falcon(priv)->data.size = sizeof(nvc0_pcopy_data);
|
||||
return 0;
|
||||
}
|
||||
|
||||
struct nouveau_oclass
|
||||
nvc0_copy0_oclass = {
|
||||
.handle = NV_ENGINE(COPY0, 0xc0),
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nvc0_copy0_ctor,
|
||||
.dtor = _nouveau_falcon_dtor,
|
||||
.init = nvc0_copy_init,
|
||||
.fini = _nouveau_falcon_fini,
|
||||
.rd32 = _nouveau_falcon_rd32,
|
||||
.wr32 = _nouveau_falcon_wr32,
|
||||
},
|
||||
};
|
||||
|
||||
struct nouveau_oclass
|
||||
nvc0_copy1_oclass = {
|
||||
.handle = NV_ENGINE(COPY1, 0xc0),
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nvc0_copy1_ctor,
|
||||
.dtor = _nouveau_falcon_dtor,
|
||||
.init = nvc0_copy_init,
|
||||
.fini = _nouveau_falcon_fini,
|
||||
.rd32 = _nouveau_falcon_rd32,
|
||||
.wr32 = _nouveau_falcon_wr32,
|
||||
},
|
||||
};
|
||||
|
|
@ -1,176 +0,0 @@
|
|||
/*
|
||||
* Copyright 2012 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <core/os.h>
|
||||
#include <core/enum.h>
|
||||
#include <core/engctx.h>
|
||||
|
||||
#include <engine/copy.h>
|
||||
|
||||
struct nve0_copy_priv {
|
||||
struct nouveau_engine base;
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* Copy object classes
|
||||
******************************************************************************/
|
||||
|
||||
static struct nouveau_oclass
|
||||
nve0_copy_sclass[] = {
|
||||
{ 0xa0b5, &nouveau_object_ofuncs },
|
||||
{},
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* PCOPY context
|
||||
******************************************************************************/
|
||||
|
||||
static struct nouveau_ofuncs
|
||||
nve0_copy_context_ofuncs = {
|
||||
.ctor = _nouveau_engctx_ctor,
|
||||
.dtor = _nouveau_engctx_dtor,
|
||||
.init = _nouveau_engctx_init,
|
||||
.fini = _nouveau_engctx_fini,
|
||||
.rd32 = _nouveau_engctx_rd32,
|
||||
.wr32 = _nouveau_engctx_wr32,
|
||||
};
|
||||
|
||||
static struct nouveau_oclass
|
||||
nve0_copy_cclass = {
|
||||
.handle = NV_ENGCTX(COPY0, 0xc0),
|
||||
.ofuncs = &nve0_copy_context_ofuncs,
|
||||
};
|
||||
|
||||
/*******************************************************************************
|
||||
* PCOPY engine/subdev functions
|
||||
******************************************************************************/
|
||||
|
||||
static void
|
||||
nve0_copy_intr(struct nouveau_subdev *subdev)
|
||||
{
|
||||
const int ce = nv_subidx(nv_object(subdev)) - NVDEV_ENGINE_COPY0;
|
||||
struct nve0_copy_priv *priv = (void *)subdev;
|
||||
u32 stat = nv_rd32(priv, 0x104908 + (ce * 0x1000));
|
||||
|
||||
if (stat) {
|
||||
nv_warn(priv, "unhandled intr 0x%08x\n", stat);
|
||||
nv_wr32(priv, 0x104908 + (ce * 0x1000), stat);
|
||||
}
|
||||
}
|
||||
|
||||
static int
|
||||
nve0_copy0_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nve0_copy_priv *priv;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_engine_create(parent, engine, oclass, true,
|
||||
"PCE0", "copy0", &priv);
|
||||
*pobject = nv_object(priv);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_subdev(priv)->unit = 0x00000040;
|
||||
nv_subdev(priv)->intr = nve0_copy_intr;
|
||||
nv_engine(priv)->cclass = &nve0_copy_cclass;
|
||||
nv_engine(priv)->sclass = nve0_copy_sclass;
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nve0_copy1_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nve0_copy_priv *priv;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_engine_create(parent, engine, oclass, true,
|
||||
"PCE1", "copy1", &priv);
|
||||
*pobject = nv_object(priv);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_subdev(priv)->unit = 0x00000080;
|
||||
nv_subdev(priv)->intr = nve0_copy_intr;
|
||||
nv_engine(priv)->cclass = &nve0_copy_cclass;
|
||||
nv_engine(priv)->sclass = nve0_copy_sclass;
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nve0_copy2_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nve0_copy_priv *priv;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_engine_create(parent, engine, oclass, true,
|
||||
"PCE2", "copy2", &priv);
|
||||
*pobject = nv_object(priv);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_subdev(priv)->unit = 0x00200000;
|
||||
nv_subdev(priv)->intr = nve0_copy_intr;
|
||||
nv_engine(priv)->cclass = &nve0_copy_cclass;
|
||||
nv_engine(priv)->sclass = nve0_copy_sclass;
|
||||
return 0;
|
||||
}
|
||||
|
||||
struct nouveau_oclass
|
||||
nve0_copy0_oclass = {
|
||||
.handle = NV_ENGINE(COPY0, 0xe0),
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nve0_copy0_ctor,
|
||||
.dtor = _nouveau_engine_dtor,
|
||||
.init = _nouveau_engine_init,
|
||||
.fini = _nouveau_engine_fini,
|
||||
},
|
||||
};
|
||||
|
||||
struct nouveau_oclass
|
||||
nve0_copy1_oclass = {
|
||||
.handle = NV_ENGINE(COPY1, 0xe0),
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nve0_copy1_ctor,
|
||||
.dtor = _nouveau_engine_dtor,
|
||||
.init = _nouveau_engine_init,
|
||||
.fini = _nouveau_engine_fini,
|
||||
},
|
||||
};
|
||||
|
||||
struct nouveau_oclass
|
||||
nve0_copy2_oclass = {
|
||||
.handle = NV_ENGINE(COPY2, 0xe0),
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nve0_copy2_ctor,
|
||||
.dtor = _nouveau_engine_dtor,
|
||||
.init = _nouveau_engine_init,
|
||||
.fini = _nouveau_engine_fini,
|
||||
},
|
||||
};
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
#ifndef __NVKM_DEVICE_ACPI_H__
|
||||
#define __NVKM_DEVICE_ACPI_H__
|
||||
|
||||
#include <engine/device.h>
|
||||
|
||||
int nvkm_acpi_init(struct nouveau_device *);
|
||||
int nvkm_acpi_fini(struct nouveau_device *, bool);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,475 +0,0 @@
|
|||
/*
|
||||
* Copyright 2012 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include <subdev/bus.h>
|
||||
#include <subdev/gpio.h>
|
||||
#include <subdev/i2c.h>
|
||||
#include <subdev/fuse.h>
|
||||
#include <subdev/clock.h>
|
||||
#include <subdev/therm.h>
|
||||
#include <subdev/mxm.h>
|
||||
#include <subdev/devinit.h>
|
||||
#include <subdev/mc.h>
|
||||
#include <subdev/timer.h>
|
||||
#include <subdev/fb.h>
|
||||
#include <subdev/instmem.h>
|
||||
#include <subdev/vm.h>
|
||||
#include <subdev/bar.h>
|
||||
#include <subdev/pwr.h>
|
||||
#include <subdev/volt.h>
|
||||
|
||||
#include <engine/device.h>
|
||||
#include <engine/dmaobj.h>
|
||||
#include <engine/fifo.h>
|
||||
#include <engine/software.h>
|
||||
#include <engine/graph.h>
|
||||
#include <engine/mpeg.h>
|
||||
#include <engine/vp.h>
|
||||
#include <engine/crypt.h>
|
||||
#include <engine/bsp.h>
|
||||
#include <engine/ppp.h>
|
||||
#include <engine/copy.h>
|
||||
#include <engine/disp.h>
|
||||
#include <engine/perfmon.h>
|
||||
|
||||
int
|
||||
nv50_identify(struct nouveau_device *device)
|
||||
{
|
||||
switch (device->chipset) {
|
||||
case 0x50:
|
||||
device->cname = "G80";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv50_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv50_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = nv50_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nv50_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nv50_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv50_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv50_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nv50_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv50_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_MPEG ] = &nv50_mpeg_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nv50_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nv50_perfmon_oclass;
|
||||
break;
|
||||
case 0x84:
|
||||
device->cname = "G84";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv50_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv50_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = nv84_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nv84_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nv84_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv50_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv50_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nv84_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_MPEG ] = &nv84_mpeg_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_CRYPT ] = &nv84_crypt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nv84_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nv84_perfmon_oclass;
|
||||
break;
|
||||
case 0x86:
|
||||
device->cname = "G86";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv50_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv50_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = nv84_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nv84_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nv84_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv50_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv50_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nv84_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_MPEG ] = &nv84_mpeg_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_CRYPT ] = &nv84_crypt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nv84_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nv84_perfmon_oclass;
|
||||
break;
|
||||
case 0x92:
|
||||
device->cname = "G92";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv50_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv50_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = nv84_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nv84_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nv84_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv50_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv50_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nv84_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_MPEG ] = &nv84_mpeg_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_CRYPT ] = &nv84_crypt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nv84_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nv84_perfmon_oclass;
|
||||
break;
|
||||
case 0x94:
|
||||
device->cname = "G94";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = nv84_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nv84_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nv84_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv94_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv94_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nv84_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_MPEG ] = &nv84_mpeg_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_CRYPT ] = &nv84_crypt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nv94_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nv84_perfmon_oclass;
|
||||
break;
|
||||
case 0x96:
|
||||
device->cname = "G96";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = nv84_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nv84_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nv84_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv94_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv94_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nv84_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_MPEG ] = &nv84_mpeg_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_CRYPT ] = &nv84_crypt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nv94_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nv84_perfmon_oclass;
|
||||
break;
|
||||
case 0x98:
|
||||
device->cname = "G98";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = nv84_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nv84_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nv98_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv98_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv94_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nv84_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv98_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_CRYPT ] = &nv98_crypt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv98_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nv94_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nv84_perfmon_oclass;
|
||||
break;
|
||||
case 0xa0:
|
||||
device->cname = "G200";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv50_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = nv84_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nv84_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nv84_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv98_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv94_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nv84_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_MPEG ] = &nv84_mpeg_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv84_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_CRYPT ] = &nv84_crypt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv84_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva0_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nv84_perfmon_oclass;
|
||||
break;
|
||||
case 0xaa:
|
||||
device->cname = "MCP77/MCP78";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = nvaa_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nv84_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nv98_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv98_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv94_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvaa_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv98_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_CRYPT ] = &nv98_crypt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv98_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nv94_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nv84_perfmon_oclass;
|
||||
break;
|
||||
case 0xac:
|
||||
device->cname = "MCP79/MCP7A";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = nvaa_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nv84_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nv98_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv98_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv94_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvaa_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv98_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_CRYPT ] = &nv98_crypt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv98_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nv94_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nv84_perfmon_oclass;
|
||||
break;
|
||||
case 0xa3:
|
||||
device->cname = "GT215";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nva3_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nva3_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv98_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv94_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nva3_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nva3_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_MPEG ] = &nv84_mpeg_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv98_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv98_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nva3_copy_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nva3_perfmon_oclass;
|
||||
break;
|
||||
case 0xa5:
|
||||
device->cname = "GT216";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nva3_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nva3_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv98_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv94_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nva3_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nva3_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv98_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv98_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nva3_copy_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nva3_perfmon_oclass;
|
||||
break;
|
||||
case 0xa8:
|
||||
device->cname = "GT218";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nva3_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nva3_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv98_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv94_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nva3_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nva3_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv98_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv98_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nva3_copy_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nva3_perfmon_oclass;
|
||||
break;
|
||||
case 0xaf:
|
||||
device->cname = "MCP89";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &g80_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nva3_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvaf_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nv98_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nv94_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvaf_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nv50_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nva3_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nv50_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv84_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nv50_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = &nv50_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nv98_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nv98_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nv98_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nva3_copy_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = nva3_perfmon_oclass;
|
||||
break;
|
||||
default:
|
||||
nv_fatal(device, "unknown Tesla chipset\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
|
@ -1,357 +0,0 @@
|
|||
/*
|
||||
* Copyright 2012 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include <subdev/bus.h>
|
||||
#include <subdev/gpio.h>
|
||||
#include <subdev/i2c.h>
|
||||
#include <subdev/fuse.h>
|
||||
#include <subdev/clock.h>
|
||||
#include <subdev/therm.h>
|
||||
#include <subdev/mxm.h>
|
||||
#include <subdev/devinit.h>
|
||||
#include <subdev/mc.h>
|
||||
#include <subdev/timer.h>
|
||||
#include <subdev/fb.h>
|
||||
#include <subdev/ltc.h>
|
||||
#include <subdev/ibus.h>
|
||||
#include <subdev/instmem.h>
|
||||
#include <subdev/vm.h>
|
||||
#include <subdev/bar.h>
|
||||
#include <subdev/pwr.h>
|
||||
#include <subdev/volt.h>
|
||||
|
||||
#include <engine/device.h>
|
||||
#include <engine/dmaobj.h>
|
||||
#include <engine/fifo.h>
|
||||
#include <engine/software.h>
|
||||
#include <engine/graph.h>
|
||||
#include <engine/vp.h>
|
||||
#include <engine/bsp.h>
|
||||
#include <engine/ppp.h>
|
||||
#include <engine/copy.h>
|
||||
#include <engine/disp.h>
|
||||
#include <engine/perfmon.h>
|
||||
|
||||
int
|
||||
nvc0_identify(struct nouveau_device *device)
|
||||
{
|
||||
switch (device->chipset) {
|
||||
case 0xc0:
|
||||
device->cname = "GF100";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc0_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gf100_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nvc0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvc0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvc0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nvc0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nvc0_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nvc0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nvc0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvc0_perfmon_oclass;
|
||||
break;
|
||||
case 0xc4:
|
||||
device->cname = "GF104";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc0_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gf100_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nvc0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvc0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvc0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nvc0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nvc4_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nvc0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nvc0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvc0_perfmon_oclass;
|
||||
break;
|
||||
case 0xc3:
|
||||
device->cname = "GF106";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gf100_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nvc0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvc0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvc0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nvc0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nvc4_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nvc0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nvc0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvc0_perfmon_oclass;
|
||||
break;
|
||||
case 0xce:
|
||||
device->cname = "GF114";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc0_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gf100_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nvc0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvc0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvc0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nvc0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nvc4_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nvc0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nvc0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvc0_perfmon_oclass;
|
||||
break;
|
||||
case 0xcf:
|
||||
device->cname = "GF116";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gf100_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nvc0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvc0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvc0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nvc0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nvc4_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nvc0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nvc0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvc0_perfmon_oclass;
|
||||
break;
|
||||
case 0xc1:
|
||||
device->cname = "GF108";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gf100_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nvc0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvc0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvc0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nvc0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nvc1_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nvc0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nvc0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvc0_perfmon_oclass;
|
||||
break;
|
||||
case 0xc8:
|
||||
device->cname = "GF110";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nv94_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nv94_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nva3_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc0_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gf100_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nvc0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvc0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvc0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nvc0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nvc8_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nvc0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nvc0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nvc0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nva3_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvc0_perfmon_oclass;
|
||||
break;
|
||||
case 0xd9:
|
||||
device->cname = "GF119";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nvd0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nvd0_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gf100_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nvc0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvd0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvd0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nvc0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nvd9_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nvc0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nvc0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nvd0_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvc0_perfmon_oclass;
|
||||
break;
|
||||
case 0xd7:
|
||||
device->cname = "GF117";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nvd0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = gf117_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gf100_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nvc0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvd0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nvc0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nvd7_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nvc0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nvc0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nvc0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nvd0_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvc0_perfmon_oclass;
|
||||
break;
|
||||
default:
|
||||
nv_fatal(device, "unknown Fermi chipset\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
|
@ -1,324 +0,0 @@
|
|||
/*
|
||||
* Copyright 2012 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include <subdev/bus.h>
|
||||
#include <subdev/gpio.h>
|
||||
#include <subdev/i2c.h>
|
||||
#include <subdev/fuse.h>
|
||||
#include <subdev/clock.h>
|
||||
#include <subdev/therm.h>
|
||||
#include <subdev/mxm.h>
|
||||
#include <subdev/devinit.h>
|
||||
#include <subdev/mc.h>
|
||||
#include <subdev/timer.h>
|
||||
#include <subdev/fb.h>
|
||||
#include <subdev/ltc.h>
|
||||
#include <subdev/ibus.h>
|
||||
#include <subdev/instmem.h>
|
||||
#include <subdev/vm.h>
|
||||
#include <subdev/bar.h>
|
||||
#include <subdev/pwr.h>
|
||||
#include <subdev/volt.h>
|
||||
|
||||
#include <engine/device.h>
|
||||
#include <engine/dmaobj.h>
|
||||
#include <engine/fifo.h>
|
||||
#include <engine/software.h>
|
||||
#include <engine/graph.h>
|
||||
#include <engine/disp.h>
|
||||
#include <engine/copy.h>
|
||||
#include <engine/bsp.h>
|
||||
#include <engine/vp.h>
|
||||
#include <engine/ppp.h>
|
||||
#include <engine/perfmon.h>
|
||||
|
||||
int
|
||||
nve0_identify(struct nouveau_device *device)
|
||||
{
|
||||
switch (device->chipset) {
|
||||
case 0xe4:
|
||||
device->cname = "GK104";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gk104_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = gk104_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvd0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nve0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nve4_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nve0_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nve0_perfmon_oclass;
|
||||
break;
|
||||
case 0xe7:
|
||||
device->cname = "GK107";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gk104_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvd0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvd0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nve0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nve4_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nve0_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nve0_perfmon_oclass;
|
||||
break;
|
||||
case 0xe6:
|
||||
device->cname = "GK106";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gk104_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = gk104_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvd0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nve0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nve4_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nve0_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nve0_perfmon_oclass;
|
||||
break;
|
||||
case 0xea:
|
||||
device->cname = "GK20A";
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &gk20a_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = gk20a_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &gk20a_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = gk20a_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gk104_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &gk20a_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &gk20a_bar_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvd0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = gk20a_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = gk20a_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nve0_perfmon_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &gk20a_volt_oclass;
|
||||
break;
|
||||
case 0xf0:
|
||||
device->cname = "GK110";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gk104_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvd0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvd0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nve0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nvf0_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nvf0_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvf0_perfmon_oclass;
|
||||
break;
|
||||
case 0xf1:
|
||||
device->cname = "GK110B";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nvd0_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gk104_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nvd0_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvd0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nve0_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = gk110b_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nvf0_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PERFMON] = &nvf0_perfmon_oclass;
|
||||
break;
|
||||
case 0x106:
|
||||
device->cname = "GK208B";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = gk20a_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gk104_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nv108_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvd0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv108_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nv108_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nvf0_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
break;
|
||||
case 0x108:
|
||||
device->cname = "GK208";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FUSE ] = &gf100_fuse_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = gk20a_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTC ] = gk104_ltc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_PWR ] = nv108_pwr_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DMAOBJ ] = nvd0_dmaeng_oclass;
|
||||
device->oclass[NVDEV_ENGINE_FIFO ] = nv108_fifo_oclass;
|
||||
device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass;
|
||||
device->oclass[NVDEV_ENGINE_GR ] = nv108_graph_oclass;
|
||||
device->oclass[NVDEV_ENGINE_DISP ] = nvf0_disp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass;
|
||||
device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass;
|
||||
device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass;
|
||||
device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass;
|
||||
break;
|
||||
default:
|
||||
nv_fatal(device, "unknown Kepler chipset\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
|
@ -1,8 +0,0 @@
|
|||
#ifndef __NVKM_DEVICE_PRIV_H__
|
||||
#define __NVKM_DEVICE_PRIV_H__
|
||||
|
||||
#include <engine/device.h>
|
||||
|
||||
extern struct nouveau_oclass nouveau_control_oclass[];
|
||||
|
||||
#endif
|
||||
|
|
@ -1,252 +0,0 @@
|
|||
#ifndef __NV50_DISP_H__
|
||||
#define __NV50_DISP_H__
|
||||
|
||||
#include <core/parent.h>
|
||||
#include <core/namedb.h>
|
||||
#include <core/engctx.h>
|
||||
#include <core/ramht.h>
|
||||
#include <core/event.h>
|
||||
|
||||
#include <engine/dmaobj.h>
|
||||
|
||||
#include "dport.h"
|
||||
#include "priv.h"
|
||||
#include "outp.h"
|
||||
#include "outpdp.h"
|
||||
|
||||
#define NV50_DISP_MTHD_ struct nouveau_object *object, \
|
||||
struct nv50_disp_priv *priv, void *data, u32 size
|
||||
#define NV50_DISP_MTHD_V0 NV50_DISP_MTHD_, int head
|
||||
#define NV50_DISP_MTHD_V1 NV50_DISP_MTHD_, int head, struct nvkm_output *outp
|
||||
|
||||
struct nv50_disp_priv {
|
||||
struct nouveau_disp base;
|
||||
struct nouveau_oclass *sclass;
|
||||
|
||||
struct work_struct supervisor;
|
||||
u32 super;
|
||||
|
||||
struct nvkm_event uevent;
|
||||
|
||||
struct {
|
||||
int nr;
|
||||
} head;
|
||||
struct {
|
||||
int nr;
|
||||
int (*power)(NV50_DISP_MTHD_V1);
|
||||
int (*sense)(NV50_DISP_MTHD_V1);
|
||||
} dac;
|
||||
struct {
|
||||
int nr;
|
||||
int (*power)(NV50_DISP_MTHD_V1);
|
||||
int (*hda_eld)(NV50_DISP_MTHD_V1);
|
||||
int (*hdmi)(NV50_DISP_MTHD_V1);
|
||||
u32 lvdsconf;
|
||||
void (*magic)(struct nvkm_output *);
|
||||
} sor;
|
||||
struct {
|
||||
int nr;
|
||||
int (*power)(NV50_DISP_MTHD_V1);
|
||||
u8 type[3];
|
||||
} pior;
|
||||
};
|
||||
|
||||
struct nv50_disp_impl {
|
||||
struct nouveau_disp_impl base;
|
||||
struct {
|
||||
const struct nv50_disp_mthd_chan *core;
|
||||
const struct nv50_disp_mthd_chan *base;
|
||||
const struct nv50_disp_mthd_chan *ovly;
|
||||
int prev;
|
||||
} mthd;
|
||||
struct {
|
||||
int (*scanoutpos)(NV50_DISP_MTHD_V0);
|
||||
} head;
|
||||
};
|
||||
|
||||
int nv50_disp_main_scanoutpos(NV50_DISP_MTHD_V0);
|
||||
int nv50_disp_main_mthd(struct nouveau_object *, u32, void *, u32);
|
||||
|
||||
int nvd0_disp_main_scanoutpos(NV50_DISP_MTHD_V0);
|
||||
|
||||
int nv50_dac_power(NV50_DISP_MTHD_V1);
|
||||
int nv50_dac_sense(NV50_DISP_MTHD_V1);
|
||||
|
||||
int nva3_hda_eld(NV50_DISP_MTHD_V1);
|
||||
int nvd0_hda_eld(NV50_DISP_MTHD_V1);
|
||||
|
||||
int nv84_hdmi_ctrl(NV50_DISP_MTHD_V1);
|
||||
int nva3_hdmi_ctrl(NV50_DISP_MTHD_V1);
|
||||
int nvd0_hdmi_ctrl(NV50_DISP_MTHD_V1);
|
||||
int nve0_hdmi_ctrl(NV50_DISP_MTHD_V1);
|
||||
|
||||
int nv50_sor_power(NV50_DISP_MTHD_V1);
|
||||
|
||||
int nv94_sor_dp_train_init(struct nv50_disp_priv *, int, int, int, u16, u16,
|
||||
u32, struct dcb_output *);
|
||||
int nv94_sor_dp_train_fini(struct nv50_disp_priv *, int, int, int, u16, u16,
|
||||
u32, struct dcb_output *);
|
||||
int nv94_sor_dp_train(struct nv50_disp_priv *, int, int, u16, u16, u32,
|
||||
struct dcb_output *);
|
||||
int nv94_sor_dp_lnkctl(struct nv50_disp_priv *, int, int, int, u16, u16, u32,
|
||||
struct dcb_output *);
|
||||
int nv94_sor_dp_drvctl(struct nv50_disp_priv *, int, int, int, u16, u16, u32,
|
||||
struct dcb_output *);
|
||||
|
||||
int nvd0_sor_dp_train(struct nv50_disp_priv *, int, int, u16, u16, u32,
|
||||
struct dcb_output *);
|
||||
int nvd0_sor_dp_lnkctl(struct nv50_disp_priv *, int, int, int, u16, u16, u32,
|
||||
struct dcb_output *);
|
||||
int nvd0_sor_dp_drvctl(struct nv50_disp_priv *, int, int, int, u16, u16, u32,
|
||||
struct dcb_output *);
|
||||
|
||||
int nv50_pior_power(NV50_DISP_MTHD_V1);
|
||||
|
||||
struct nv50_disp_base {
|
||||
struct nouveau_parent base;
|
||||
struct nouveau_ramht *ramht;
|
||||
u32 chan;
|
||||
};
|
||||
|
||||
struct nv50_disp_chan_impl {
|
||||
struct nouveau_ofuncs base;
|
||||
int chid;
|
||||
int (*attach)(struct nouveau_object *, struct nouveau_object *, u32);
|
||||
void (*detach)(struct nouveau_object *, int);
|
||||
};
|
||||
|
||||
struct nv50_disp_chan {
|
||||
struct nouveau_namedb base;
|
||||
int chid;
|
||||
};
|
||||
|
||||
int nv50_disp_chan_ntfy(struct nouveau_object *, u32, struct nvkm_event **);
|
||||
int nv50_disp_chan_map(struct nouveau_object *, u64 *, u32 *);
|
||||
u32 nv50_disp_chan_rd32(struct nouveau_object *, u64);
|
||||
void nv50_disp_chan_wr32(struct nouveau_object *, u64, u32);
|
||||
extern const struct nvkm_event_func nv50_disp_chan_uevent;
|
||||
int nv50_disp_chan_uevent_ctor(struct nouveau_object *, void *, u32,
|
||||
struct nvkm_notify *);
|
||||
void nv50_disp_chan_uevent_send(struct nv50_disp_priv *, int);
|
||||
|
||||
extern const struct nvkm_event_func nvd0_disp_chan_uevent;
|
||||
|
||||
#define nv50_disp_chan_init(a) \
|
||||
nouveau_namedb_init(&(a)->base)
|
||||
#define nv50_disp_chan_fini(a,b) \
|
||||
nouveau_namedb_fini(&(a)->base, (b))
|
||||
|
||||
struct nv50_disp_dmac {
|
||||
struct nv50_disp_chan base;
|
||||
struct nouveau_dmaobj *pushdma;
|
||||
u32 push;
|
||||
};
|
||||
|
||||
void nv50_disp_dmac_dtor(struct nouveau_object *);
|
||||
|
||||
struct nv50_disp_pioc {
|
||||
struct nv50_disp_chan base;
|
||||
};
|
||||
|
||||
void nv50_disp_pioc_dtor(struct nouveau_object *);
|
||||
|
||||
struct nv50_disp_mthd_list {
|
||||
u32 mthd;
|
||||
u32 addr;
|
||||
struct {
|
||||
u32 mthd;
|
||||
u32 addr;
|
||||
const char *name;
|
||||
} data[];
|
||||
};
|
||||
|
||||
struct nv50_disp_mthd_chan {
|
||||
const char *name;
|
||||
u32 addr;
|
||||
struct {
|
||||
const char *name;
|
||||
int nr;
|
||||
const struct nv50_disp_mthd_list *mthd;
|
||||
} data[];
|
||||
};
|
||||
|
||||
extern struct nv50_disp_chan_impl nv50_disp_core_ofuncs;
|
||||
int nv50_disp_core_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
extern const struct nv50_disp_mthd_list nv50_disp_core_mthd_base;
|
||||
extern const struct nv50_disp_mthd_list nv50_disp_core_mthd_sor;
|
||||
extern const struct nv50_disp_mthd_list nv50_disp_core_mthd_pior;
|
||||
extern struct nv50_disp_chan_impl nv50_disp_base_ofuncs;
|
||||
int nv50_disp_base_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
extern const struct nv50_disp_mthd_list nv50_disp_base_mthd_image;
|
||||
extern struct nv50_disp_chan_impl nv50_disp_ovly_ofuncs;
|
||||
int nv50_disp_ovly_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
extern const struct nv50_disp_mthd_list nv50_disp_ovly_mthd_base;
|
||||
extern struct nv50_disp_chan_impl nv50_disp_oimm_ofuncs;
|
||||
int nv50_disp_oimm_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
extern struct nv50_disp_chan_impl nv50_disp_curs_ofuncs;
|
||||
int nv50_disp_curs_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
extern struct nouveau_ofuncs nv50_disp_main_ofuncs;
|
||||
int nv50_disp_main_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
void nv50_disp_main_dtor(struct nouveau_object *);
|
||||
extern struct nouveau_omthds nv50_disp_main_omthds[];
|
||||
extern struct nouveau_oclass nv50_disp_cclass;
|
||||
void nv50_disp_mthd_chan(struct nv50_disp_priv *, int debug, int head,
|
||||
const struct nv50_disp_mthd_chan *);
|
||||
void nv50_disp_intr_supervisor(struct work_struct *);
|
||||
void nv50_disp_intr(struct nouveau_subdev *);
|
||||
extern const struct nvkm_event_func nv50_disp_vblank_func;
|
||||
|
||||
extern const struct nv50_disp_mthd_chan nv84_disp_core_mthd_chan;
|
||||
extern const struct nv50_disp_mthd_list nv84_disp_core_mthd_dac;
|
||||
extern const struct nv50_disp_mthd_list nv84_disp_core_mthd_head;
|
||||
extern const struct nv50_disp_mthd_chan nv84_disp_base_mthd_chan;
|
||||
extern const struct nv50_disp_mthd_chan nv84_disp_ovly_mthd_chan;
|
||||
|
||||
extern const struct nv50_disp_mthd_chan nv94_disp_core_mthd_chan;
|
||||
|
||||
extern struct nv50_disp_chan_impl nvd0_disp_core_ofuncs;
|
||||
extern const struct nv50_disp_mthd_list nvd0_disp_core_mthd_base;
|
||||
extern const struct nv50_disp_mthd_list nvd0_disp_core_mthd_dac;
|
||||
extern const struct nv50_disp_mthd_list nvd0_disp_core_mthd_sor;
|
||||
extern const struct nv50_disp_mthd_list nvd0_disp_core_mthd_pior;
|
||||
extern struct nv50_disp_chan_impl nvd0_disp_base_ofuncs;
|
||||
extern struct nv50_disp_chan_impl nvd0_disp_ovly_ofuncs;
|
||||
extern const struct nv50_disp_mthd_chan nvd0_disp_base_mthd_chan;
|
||||
extern struct nv50_disp_chan_impl nvd0_disp_oimm_ofuncs;
|
||||
extern struct nv50_disp_chan_impl nvd0_disp_curs_ofuncs;
|
||||
extern struct nouveau_ofuncs nvd0_disp_main_ofuncs;
|
||||
extern struct nouveau_oclass nvd0_disp_cclass;
|
||||
void nvd0_disp_intr_supervisor(struct work_struct *);
|
||||
void nvd0_disp_intr(struct nouveau_subdev *);
|
||||
extern const struct nvkm_event_func nvd0_disp_vblank_func;
|
||||
|
||||
extern const struct nv50_disp_mthd_chan nve0_disp_core_mthd_chan;
|
||||
extern const struct nv50_disp_mthd_chan nve0_disp_ovly_mthd_chan;
|
||||
|
||||
extern struct nvkm_output_dp_impl nv50_pior_dp_impl;
|
||||
extern struct nouveau_oclass *nv50_disp_outp_sclass[];
|
||||
|
||||
extern struct nvkm_output_dp_impl nv94_sor_dp_impl;
|
||||
int nv94_sor_dp_lnk_pwr(struct nvkm_output_dp *, int);
|
||||
extern struct nouveau_oclass *nv94_disp_outp_sclass[];
|
||||
|
||||
extern struct nvkm_output_dp_impl nvd0_sor_dp_impl;
|
||||
int nvd0_sor_dp_lnk_ctl(struct nvkm_output_dp *, int, int, bool);
|
||||
extern struct nouveau_oclass *nvd0_disp_outp_sclass[];
|
||||
|
||||
void gm204_sor_magic(struct nvkm_output *outp);
|
||||
extern struct nvkm_output_dp_impl gm204_sor_dp_impl;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,48 +0,0 @@
|
|||
#ifndef __NVKM_DISP_PRIV_H__
|
||||
#define __NVKM_DISP_PRIV_H__
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include <subdev/bios/dcb.h>
|
||||
#include <subdev/bios/conn.h>
|
||||
|
||||
#include <engine/disp.h>
|
||||
|
||||
struct nouveau_disp_impl {
|
||||
struct nouveau_oclass base;
|
||||
struct nouveau_oclass **outp;
|
||||
struct nouveau_oclass **conn;
|
||||
const struct nvkm_event_func *vblank;
|
||||
};
|
||||
|
||||
#define nouveau_disp_create(p,e,c,h,i,x,d) \
|
||||
nouveau_disp_create_((p), (e), (c), (h), (i), (x), \
|
||||
sizeof(**d), (void **)d)
|
||||
#define nouveau_disp_destroy(d) ({ \
|
||||
struct nouveau_disp *disp = (d); \
|
||||
_nouveau_disp_dtor(nv_object(disp)); \
|
||||
})
|
||||
#define nouveau_disp_init(d) ({ \
|
||||
struct nouveau_disp *disp = (d); \
|
||||
_nouveau_disp_init(nv_object(disp)); \
|
||||
})
|
||||
#define nouveau_disp_fini(d,s) ({ \
|
||||
struct nouveau_disp *disp = (d); \
|
||||
_nouveau_disp_fini(nv_object(disp), (s)); \
|
||||
})
|
||||
|
||||
int nouveau_disp_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, int heads,
|
||||
const char *, const char *, int, void **);
|
||||
void _nouveau_disp_dtor(struct nouveau_object *);
|
||||
int _nouveau_disp_init(struct nouveau_object *);
|
||||
int _nouveau_disp_fini(struct nouveau_object *, bool);
|
||||
|
||||
extern struct nouveau_oclass *nvkm_output_oclass;
|
||||
extern struct nouveau_oclass *nvkm_connector_oclass;
|
||||
|
||||
int nouveau_disp_vblank_ctor(struct nouveau_object *, void *data, u32 size,
|
||||
struct nvkm_notify *);
|
||||
void nouveau_disp_vblank(struct nouveau_disp *, int head);
|
||||
int nouveau_disp_ntfy(struct nouveau_object *, u32, struct nvkm_event **);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,30 +0,0 @@
|
|||
#ifndef __NVKM_DMAOBJ_PRIV_H__
|
||||
#define __NVKM_DMAOBJ_PRIV_H__
|
||||
|
||||
#include <engine/dmaobj.h>
|
||||
|
||||
#define nvkm_dmaobj_create(p,e,c,pa,sa,d) \
|
||||
nvkm_dmaobj_create_((p), (e), (c), (pa), (sa), sizeof(**d), (void **)d)
|
||||
|
||||
int nvkm_dmaobj_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void **, u32 *,
|
||||
int, void **);
|
||||
#define _nvkm_dmaobj_dtor nouveau_object_destroy
|
||||
#define _nvkm_dmaobj_init nouveau_object_init
|
||||
#define _nvkm_dmaobj_fini nouveau_object_fini
|
||||
|
||||
int _nvkm_dmaeng_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
#define _nvkm_dmaeng_dtor _nouveau_engine_dtor
|
||||
#define _nvkm_dmaeng_init _nouveau_engine_init
|
||||
#define _nvkm_dmaeng_fini _nouveau_engine_fini
|
||||
|
||||
struct nvkm_dmaeng_impl {
|
||||
struct nouveau_oclass base;
|
||||
struct nouveau_oclass *sclass;
|
||||
int (*bind)(struct nouveau_dmaobj *, struct nouveau_object *,
|
||||
struct nouveau_gpuobj **);
|
||||
};
|
||||
|
||||
#endif
|
||||
|
|
@ -1,36 +0,0 @@
|
|||
#ifndef __NV50_FIFO_H__
|
||||
#define __NV50_FIFO_H__
|
||||
|
||||
struct nv50_fifo_priv {
|
||||
struct nouveau_fifo base;
|
||||
struct nouveau_gpuobj *playlist[2];
|
||||
int cur_playlist;
|
||||
};
|
||||
|
||||
struct nv50_fifo_base {
|
||||
struct nouveau_fifo_base base;
|
||||
struct nouveau_gpuobj *ramfc;
|
||||
struct nouveau_gpuobj *cache;
|
||||
struct nouveau_gpuobj *eng;
|
||||
struct nouveau_gpuobj *pgd;
|
||||
struct nouveau_vm *vm;
|
||||
};
|
||||
|
||||
struct nv50_fifo_chan {
|
||||
struct nouveau_fifo_chan base;
|
||||
u32 subc[8];
|
||||
struct nouveau_ramht *ramht;
|
||||
};
|
||||
|
||||
void nv50_fifo_playlist_update(struct nv50_fifo_priv *);
|
||||
|
||||
void nv50_fifo_object_detach(struct nouveau_object *, int);
|
||||
void nv50_fifo_chan_dtor(struct nouveau_object *);
|
||||
int nv50_fifo_chan_fini(struct nouveau_object *, bool);
|
||||
|
||||
void nv50_fifo_context_dtor(struct nouveau_object *);
|
||||
|
||||
void nv50_fifo_dtor(struct nouveau_object *);
|
||||
int nv50_fifo_init(struct nouveau_object *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,18 +0,0 @@
|
|||
#ifndef __NVKM_FIFO_NVE0_H__
|
||||
#define __NVKM_FIFO_NVE0_H__
|
||||
|
||||
#include <engine/fifo.h>
|
||||
|
||||
int nve0_fifo_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
void nve0_fifo_dtor(struct nouveau_object *);
|
||||
int nve0_fifo_init(struct nouveau_object *);
|
||||
int nve0_fifo_fini(struct nouveau_object *, bool);
|
||||
|
||||
struct nve0_fifo_impl {
|
||||
struct nouveau_oclass base;
|
||||
u32 channels;
|
||||
};
|
||||
|
||||
#endif
|
||||
|
|
@ -1,202 +0,0 @@
|
|||
#ifndef __NVKM_GRCTX_NVC0_H__
|
||||
#define __NVKM_GRCTX_NVC0_H__
|
||||
|
||||
#include "nvc0.h"
|
||||
|
||||
struct nvc0_grctx {
|
||||
struct nvc0_graph_priv *priv;
|
||||
struct nvc0_graph_data *data;
|
||||
struct nvc0_graph_mmio *mmio;
|
||||
int buffer_nr;
|
||||
u64 buffer[4];
|
||||
u64 addr;
|
||||
};
|
||||
|
||||
int nvc0_grctx_mmio_data(struct nvc0_grctx *, u32 size, u32 align, u32 access);
|
||||
void nvc0_grctx_mmio_item(struct nvc0_grctx *, u32 addr, u32 data, int s, int);
|
||||
|
||||
#define mmio_vram(a,b,c,d) nvc0_grctx_mmio_data((a), (b), (c), (d))
|
||||
#define mmio_refn(a,b,c,d,e) nvc0_grctx_mmio_item((a), (b), (c), (d), (e))
|
||||
#define mmio_skip(a,b,c) mmio_refn((a), (b), (c), -1, -1)
|
||||
#define mmio_wr32(a,b,c) mmio_refn((a), (b), (c), 0, -1)
|
||||
|
||||
struct nvc0_grctx_oclass {
|
||||
struct nouveau_oclass base;
|
||||
/* main context generation function */
|
||||
void (*main)(struct nvc0_graph_priv *, struct nvc0_grctx *);
|
||||
/* context-specific modify-on-first-load list generation function */
|
||||
void (*unkn)(struct nvc0_graph_priv *);
|
||||
/* mmio context data */
|
||||
const struct nvc0_graph_pack *hub;
|
||||
const struct nvc0_graph_pack *gpc;
|
||||
const struct nvc0_graph_pack *zcull;
|
||||
const struct nvc0_graph_pack *tpc;
|
||||
const struct nvc0_graph_pack *ppc;
|
||||
/* indirect context data, generated with icmds/mthds */
|
||||
const struct nvc0_graph_pack *icmd;
|
||||
const struct nvc0_graph_pack *mthd;
|
||||
/* bundle circular buffer */
|
||||
void (*bundle)(struct nvc0_grctx *);
|
||||
u32 bundle_size;
|
||||
u32 bundle_min_gpm_fifo_depth;
|
||||
u32 bundle_token_limit;
|
||||
/* pagepool */
|
||||
void (*pagepool)(struct nvc0_grctx *);
|
||||
u32 pagepool_size;
|
||||
/* attribute(/alpha) circular buffer */
|
||||
void (*attrib)(struct nvc0_grctx *);
|
||||
u32 attrib_nr_max;
|
||||
u32 attrib_nr;
|
||||
u32 alpha_nr_max;
|
||||
u32 alpha_nr;
|
||||
};
|
||||
|
||||
static inline const struct nvc0_grctx_oclass *
|
||||
nvc0_grctx_impl(struct nvc0_graph_priv *priv)
|
||||
{
|
||||
return (void *)nv_engine(priv)->cclass;
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *nvc0_grctx_oclass;
|
||||
int nvc0_grctx_generate(struct nvc0_graph_priv *);
|
||||
void nvc0_grctx_generate_main(struct nvc0_graph_priv *, struct nvc0_grctx *);
|
||||
void nvc0_grctx_generate_bundle(struct nvc0_grctx *);
|
||||
void nvc0_grctx_generate_pagepool(struct nvc0_grctx *);
|
||||
void nvc0_grctx_generate_attrib(struct nvc0_grctx *);
|
||||
void nvc0_grctx_generate_unkn(struct nvc0_graph_priv *);
|
||||
void nvc0_grctx_generate_tpcid(struct nvc0_graph_priv *);
|
||||
void nvc0_grctx_generate_r406028(struct nvc0_graph_priv *);
|
||||
void nvc0_grctx_generate_r4060a8(struct nvc0_graph_priv *);
|
||||
void nvc0_grctx_generate_r418bb8(struct nvc0_graph_priv *);
|
||||
void nvc0_grctx_generate_r406800(struct nvc0_graph_priv *);
|
||||
|
||||
extern struct nouveau_oclass *nvc1_grctx_oclass;
|
||||
void nvc1_grctx_generate_attrib(struct nvc0_grctx *);
|
||||
void nvc1_grctx_generate_unkn(struct nvc0_graph_priv *);
|
||||
|
||||
extern struct nouveau_oclass *nvc4_grctx_oclass;
|
||||
extern struct nouveau_oclass *nvc8_grctx_oclass;
|
||||
|
||||
extern struct nouveau_oclass *nvd7_grctx_oclass;
|
||||
void nvd7_grctx_generate_attrib(struct nvc0_grctx *);
|
||||
|
||||
extern struct nouveau_oclass *nvd9_grctx_oclass;
|
||||
|
||||
extern struct nouveau_oclass *nve4_grctx_oclass;
|
||||
extern struct nouveau_oclass *gk20a_grctx_oclass;
|
||||
void nve4_grctx_generate_main(struct nvc0_graph_priv *, struct nvc0_grctx *);
|
||||
void nve4_grctx_generate_bundle(struct nvc0_grctx *);
|
||||
void nve4_grctx_generate_pagepool(struct nvc0_grctx *);
|
||||
void nve4_grctx_generate_unkn(struct nvc0_graph_priv *);
|
||||
void nve4_grctx_generate_r418bb8(struct nvc0_graph_priv *);
|
||||
|
||||
extern struct nouveau_oclass *nvf0_grctx_oclass;
|
||||
extern struct nouveau_oclass *gk110b_grctx_oclass;
|
||||
extern struct nouveau_oclass *nv108_grctx_oclass;
|
||||
extern struct nouveau_oclass *gm107_grctx_oclass;
|
||||
|
||||
/* context init value lists */
|
||||
|
||||
extern const struct nvc0_graph_pack nvc0_grctx_pack_icmd[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvc0_grctx_pack_mthd[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_902d_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_9039_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_90c0_0[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvc0_grctx_pack_hub[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_main_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_fe_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_pri_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_memfmt_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_rstr2d_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_scc_0[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvc0_grctx_pack_gpc[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_gpc_unk_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_prop_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_gpc_unk_1[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_zcull_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_crstr_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_gpm_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_gcc_0[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvc0_grctx_pack_zcull[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvc0_grctx_pack_tpc[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_pe_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_wwdx_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_mpc_0[];
|
||||
extern const struct nvc0_graph_init nvc0_grctx_init_tpccs_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nvc4_grctx_init_tex_0[];
|
||||
extern const struct nvc0_graph_init nvc4_grctx_init_l1c_0[];
|
||||
extern const struct nvc0_graph_init nvc4_grctx_init_sm_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nvc1_grctx_init_9097_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nvc1_grctx_init_gpm_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nvc1_grctx_init_pe_0[];
|
||||
extern const struct nvc0_graph_init nvc1_grctx_init_wwdx_0[];
|
||||
extern const struct nvc0_graph_init nvc1_grctx_init_tpccs_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nvc8_grctx_init_9197_0[];
|
||||
extern const struct nvc0_graph_init nvc8_grctx_init_9297_0[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvd9_grctx_pack_icmd[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvd9_grctx_pack_mthd[];
|
||||
|
||||
extern const struct nvc0_graph_init nvd9_grctx_init_fe_0[];
|
||||
extern const struct nvc0_graph_init nvd9_grctx_init_be_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nvd9_grctx_init_prop_0[];
|
||||
extern const struct nvc0_graph_init nvd9_grctx_init_gpc_unk_1[];
|
||||
extern const struct nvc0_graph_init nvd9_grctx_init_crstr_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nvd9_grctx_init_sm_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nvd7_grctx_init_pe_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nvd7_grctx_init_wwdx_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nve4_grctx_init_memfmt_0[];
|
||||
extern const struct nvc0_graph_init nve4_grctx_init_ds_0[];
|
||||
extern const struct nvc0_graph_init nve4_grctx_init_scc_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nve4_grctx_init_gpm_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nve4_grctx_init_pes_0[];
|
||||
|
||||
extern const struct nvc0_graph_pack nve4_grctx_pack_hub[];
|
||||
extern const struct nvc0_graph_pack nve4_grctx_pack_gpc[];
|
||||
extern const struct nvc0_graph_pack nve4_grctx_pack_tpc[];
|
||||
extern const struct nvc0_graph_pack nve4_grctx_pack_ppc[];
|
||||
extern const struct nvc0_graph_pack nve4_grctx_pack_icmd[];
|
||||
extern const struct nvc0_graph_init nve4_grctx_init_a097_0[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvf0_grctx_pack_icmd[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvf0_grctx_pack_mthd[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvf0_grctx_pack_hub[];
|
||||
extern const struct nvc0_graph_init nvf0_grctx_init_pri_0[];
|
||||
extern const struct nvc0_graph_init nvf0_grctx_init_cwd_0[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvf0_grctx_pack_gpc[];
|
||||
extern const struct nvc0_graph_init nvf0_grctx_init_gpc_unk_2[];
|
||||
|
||||
extern const struct nvc0_graph_init nvf0_grctx_init_tex_0[];
|
||||
extern const struct nvc0_graph_init nvf0_grctx_init_mpc_0[];
|
||||
extern const struct nvc0_graph_init nvf0_grctx_init_l1c_0[];
|
||||
|
||||
extern const struct nvc0_graph_pack nvf0_grctx_pack_ppc[];
|
||||
|
||||
extern const struct nvc0_graph_init nv108_grctx_init_rstr2d_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nv108_grctx_init_prop_0[];
|
||||
extern const struct nvc0_graph_init nv108_grctx_init_crstr_0[];
|
||||
|
||||
|
||||
#endif
|
||||
|
|
@ -1,31 +0,0 @@
|
|||
#ifndef __NV20_GRAPH_H__
|
||||
#define __NV20_GRAPH_H__
|
||||
|
||||
#include <core/enum.h>
|
||||
|
||||
#include <engine/graph.h>
|
||||
#include <engine/fifo.h>
|
||||
|
||||
struct nv20_graph_priv {
|
||||
struct nouveau_graph base;
|
||||
struct nouveau_gpuobj *ctxtab;
|
||||
};
|
||||
|
||||
struct nv20_graph_chan {
|
||||
struct nouveau_graph_chan base;
|
||||
int chid;
|
||||
};
|
||||
|
||||
extern struct nouveau_oclass nv25_graph_sclass[];
|
||||
int nv20_graph_context_init(struct nouveau_object *);
|
||||
int nv20_graph_context_fini(struct nouveau_object *, bool);
|
||||
|
||||
void nv20_graph_tile_prog(struct nouveau_engine *, int);
|
||||
void nv20_graph_intr(struct nouveau_subdev *);
|
||||
|
||||
void nv20_graph_dtor(struct nouveau_object *);
|
||||
int nv20_graph_init(struct nouveau_object *);
|
||||
|
||||
int nv30_graph_init(struct nouveau_object *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,7 +0,0 @@
|
|||
#ifndef __NV50_GRAPH_H__
|
||||
#define __NV50_GRAPH_H__
|
||||
|
||||
int nv50_grctx_init(struct nouveau_device *, u32 *size);
|
||||
void nv50_grctx_fill(struct nouveau_device *, struct nouveau_gpuobj *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,270 +0,0 @@
|
|||
/*
|
||||
* Copyright 2010 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#ifndef __NVC0_GRAPH_H__
|
||||
#define __NVC0_GRAPH_H__
|
||||
|
||||
#include <core/client.h>
|
||||
#include <core/handle.h>
|
||||
#include <core/gpuobj.h>
|
||||
#include <core/option.h>
|
||||
|
||||
#include <nvif/unpack.h>
|
||||
#include <nvif/class.h>
|
||||
|
||||
#include <subdev/fb.h>
|
||||
#include <subdev/vm.h>
|
||||
#include <subdev/bar.h>
|
||||
#include <subdev/timer.h>
|
||||
#include <subdev/mc.h>
|
||||
#include <subdev/ltc.h>
|
||||
|
||||
#include <engine/fifo.h>
|
||||
#include <engine/graph.h>
|
||||
|
||||
#include "fuc/os.h"
|
||||
|
||||
#define GPC_MAX 32
|
||||
#define TPC_MAX (GPC_MAX * 8)
|
||||
|
||||
#define ROP_BCAST(r) (0x408800 + (r))
|
||||
#define ROP_UNIT(u, r) (0x410000 + (u) * 0x400 + (r))
|
||||
#define GPC_BCAST(r) (0x418000 + (r))
|
||||
#define GPC_UNIT(t, r) (0x500000 + (t) * 0x8000 + (r))
|
||||
#define PPC_UNIT(t, m, r) (0x503000 + (t) * 0x8000 + (m) * 0x200 + (r))
|
||||
#define TPC_UNIT(t, m, r) (0x504000 + (t) * 0x8000 + (m) * 0x800 + (r))
|
||||
|
||||
struct nvc0_graph_data {
|
||||
u32 size;
|
||||
u32 align;
|
||||
u32 access;
|
||||
};
|
||||
|
||||
struct nvc0_graph_mmio {
|
||||
u32 addr;
|
||||
u32 data;
|
||||
u32 shift;
|
||||
int buffer;
|
||||
};
|
||||
|
||||
struct nvc0_graph_fuc {
|
||||
u32 *data;
|
||||
u32 size;
|
||||
};
|
||||
|
||||
struct nvc0_graph_zbc_color {
|
||||
u32 format;
|
||||
u32 ds[4];
|
||||
u32 l2[4];
|
||||
};
|
||||
|
||||
struct nvc0_graph_zbc_depth {
|
||||
u32 format;
|
||||
u32 ds;
|
||||
u32 l2;
|
||||
};
|
||||
|
||||
struct nvc0_graph_priv {
|
||||
struct nouveau_graph base;
|
||||
|
||||
struct nvc0_graph_fuc fuc409c;
|
||||
struct nvc0_graph_fuc fuc409d;
|
||||
struct nvc0_graph_fuc fuc41ac;
|
||||
struct nvc0_graph_fuc fuc41ad;
|
||||
bool firmware;
|
||||
|
||||
struct nvc0_graph_zbc_color zbc_color[NOUVEAU_LTC_MAX_ZBC_CNT];
|
||||
struct nvc0_graph_zbc_depth zbc_depth[NOUVEAU_LTC_MAX_ZBC_CNT];
|
||||
|
||||
u8 rop_nr;
|
||||
u8 gpc_nr;
|
||||
u8 tpc_nr[GPC_MAX];
|
||||
u8 tpc_total;
|
||||
u8 ppc_nr[GPC_MAX];
|
||||
u8 ppc_tpc_nr[GPC_MAX][4];
|
||||
|
||||
struct nouveau_gpuobj *unk4188b4;
|
||||
struct nouveau_gpuobj *unk4188b8;
|
||||
|
||||
struct nvc0_graph_data mmio_data[4];
|
||||
struct nvc0_graph_mmio mmio_list[4096/8];
|
||||
u32 size;
|
||||
u32 *data;
|
||||
|
||||
u8 magic_not_rop_nr;
|
||||
};
|
||||
|
||||
struct nvc0_graph_chan {
|
||||
struct nouveau_graph_chan base;
|
||||
|
||||
struct nouveau_gpuobj *mmio;
|
||||
struct nouveau_vma mmio_vma;
|
||||
int mmio_nr;
|
||||
struct {
|
||||
struct nouveau_gpuobj *mem;
|
||||
struct nouveau_vma vma;
|
||||
} data[4];
|
||||
};
|
||||
|
||||
int nvc0_graph_context_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
void nvc0_graph_context_dtor(struct nouveau_object *);
|
||||
|
||||
void nvc0_graph_ctxctl_debug(struct nvc0_graph_priv *);
|
||||
|
||||
u64 nvc0_graph_units(struct nouveau_graph *);
|
||||
int nvc0_graph_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *data, u32 size,
|
||||
struct nouveau_object **);
|
||||
void nvc0_graph_dtor(struct nouveau_object *);
|
||||
int nvc0_graph_init(struct nouveau_object *);
|
||||
void nvc0_graph_zbc_init(struct nvc0_graph_priv *);
|
||||
|
||||
int nve4_graph_fini(struct nouveau_object *, bool);
|
||||
int nve4_graph_init(struct nouveau_object *);
|
||||
|
||||
int nvf0_graph_fini(struct nouveau_object *, bool);
|
||||
|
||||
extern struct nouveau_ofuncs nvc0_fermi_ofuncs;
|
||||
|
||||
extern struct nouveau_oclass nvc0_graph_sclass[];
|
||||
extern struct nouveau_omthds nvc0_graph_9097_omthds[];
|
||||
extern struct nouveau_omthds nvc0_graph_90c0_omthds[];
|
||||
extern struct nouveau_oclass nvc8_graph_sclass[];
|
||||
extern struct nouveau_oclass nvf0_graph_sclass[];
|
||||
|
||||
struct nvc0_graph_init {
|
||||
u32 addr;
|
||||
u8 count;
|
||||
u8 pitch;
|
||||
u32 data;
|
||||
};
|
||||
|
||||
struct nvc0_graph_pack {
|
||||
const struct nvc0_graph_init *init;
|
||||
u32 type;
|
||||
};
|
||||
|
||||
#define pack_for_each_init(init, pack, head) \
|
||||
for (pack = head; pack && pack->init; pack++) \
|
||||
for (init = pack->init; init && init->count; init++)
|
||||
|
||||
struct nvc0_graph_ucode {
|
||||
struct nvc0_graph_fuc code;
|
||||
struct nvc0_graph_fuc data;
|
||||
};
|
||||
|
||||
extern struct nvc0_graph_ucode nvc0_graph_fecs_ucode;
|
||||
extern struct nvc0_graph_ucode nvc0_graph_gpccs_ucode;
|
||||
|
||||
extern struct nvc0_graph_ucode nvf0_graph_fecs_ucode;
|
||||
extern struct nvc0_graph_ucode nvf0_graph_gpccs_ucode;
|
||||
|
||||
struct nvc0_graph_oclass {
|
||||
struct nouveau_oclass base;
|
||||
struct nouveau_oclass **cclass;
|
||||
struct nouveau_oclass *sclass;
|
||||
const struct nvc0_graph_pack *mmio;
|
||||
struct {
|
||||
struct nvc0_graph_ucode *ucode;
|
||||
} fecs;
|
||||
struct {
|
||||
struct nvc0_graph_ucode *ucode;
|
||||
} gpccs;
|
||||
int ppc_nr;
|
||||
};
|
||||
|
||||
void nvc0_graph_mmio(struct nvc0_graph_priv *, const struct nvc0_graph_pack *);
|
||||
void nvc0_graph_icmd(struct nvc0_graph_priv *, const struct nvc0_graph_pack *);
|
||||
void nvc0_graph_mthd(struct nvc0_graph_priv *, const struct nvc0_graph_pack *);
|
||||
int nvc0_graph_init_ctxctl(struct nvc0_graph_priv *);
|
||||
|
||||
/* register init value lists */
|
||||
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_main_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_fe_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_pri_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_rstr2d_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_pd_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_ds_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_scc_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_prop_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_gpc_unk_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_setup_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_crstr_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_setup_1[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_zcull_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_gpm_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_gpc_unk_1[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_gcc_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_tpccs_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_tex_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_pe_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_l1c_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_wwdx_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_tpccs_1[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_mpc_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_be_0[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_fe_1[];
|
||||
extern const struct nvc0_graph_init nvc0_graph_init_pe_1[];
|
||||
|
||||
extern const struct nvc0_graph_init nvc4_graph_init_ds_0[];
|
||||
extern const struct nvc0_graph_init nvc4_graph_init_tex_0[];
|
||||
extern const struct nvc0_graph_init nvc4_graph_init_sm_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nvc1_graph_init_gpc_unk_0[];
|
||||
extern const struct nvc0_graph_init nvc1_graph_init_setup_1[];
|
||||
|
||||
extern const struct nvc0_graph_init nvd9_graph_init_pd_0[];
|
||||
extern const struct nvc0_graph_init nvd9_graph_init_ds_0[];
|
||||
extern const struct nvc0_graph_init nvd9_graph_init_prop_0[];
|
||||
extern const struct nvc0_graph_init nvd9_graph_init_gpm_0[];
|
||||
extern const struct nvc0_graph_init nvd9_graph_init_gpc_unk_1[];
|
||||
extern const struct nvc0_graph_init nvd9_graph_init_tex_0[];
|
||||
extern const struct nvc0_graph_init nvd9_graph_init_sm_0[];
|
||||
extern const struct nvc0_graph_init nvd9_graph_init_fe_1[];
|
||||
|
||||
extern const struct nvc0_graph_init nvd7_graph_init_pes_0[];
|
||||
extern const struct nvc0_graph_init nvd7_graph_init_wwdx_0[];
|
||||
extern const struct nvc0_graph_init nvd7_graph_init_cbm_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nve4_graph_init_main_0[];
|
||||
extern const struct nvc0_graph_init nve4_graph_init_tpccs_0[];
|
||||
extern const struct nvc0_graph_init nve4_graph_init_pe_0[];
|
||||
extern const struct nvc0_graph_init nve4_graph_init_be_0[];
|
||||
extern const struct nvc0_graph_pack nve4_graph_pack_mmio[];
|
||||
|
||||
extern const struct nvc0_graph_init nvf0_graph_init_fe_0[];
|
||||
extern const struct nvc0_graph_init nvf0_graph_init_ds_0[];
|
||||
extern const struct nvc0_graph_init nvf0_graph_init_sked_0[];
|
||||
extern const struct nvc0_graph_init nvf0_graph_init_cwd_0[];
|
||||
extern const struct nvc0_graph_init nvf0_graph_init_gpc_unk_1[];
|
||||
extern const struct nvc0_graph_init nvf0_graph_init_tex_0[];
|
||||
extern const struct nvc0_graph_init nvf0_graph_init_sm_0[];
|
||||
|
||||
extern const struct nvc0_graph_init nv108_graph_init_gpc_unk_0[];
|
||||
|
||||
|
||||
#endif
|
||||
|
|
@ -1,26 +0,0 @@
|
|||
#ifndef __NVKM_PM_NV40_H__
|
||||
#define __NVKM_PM_NV40_H__
|
||||
|
||||
#include "priv.h"
|
||||
|
||||
struct nv40_perfmon_oclass {
|
||||
struct nouveau_oclass base;
|
||||
const struct nouveau_specdom *doms;
|
||||
};
|
||||
|
||||
struct nv40_perfmon_priv {
|
||||
struct nouveau_perfmon base;
|
||||
u32 sequence;
|
||||
};
|
||||
|
||||
int nv40_perfmon_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *data, u32 size,
|
||||
struct nouveau_object **pobject);
|
||||
|
||||
struct nv40_perfmon_cntr {
|
||||
struct nouveau_perfctr base;
|
||||
};
|
||||
|
||||
extern const struct nouveau_funcdom nv40_perfctr_func;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,70 +0,0 @@
|
|||
/*
|
||||
* Copyright 2013 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "nv40.h"
|
||||
|
||||
/*******************************************************************************
|
||||
* Perfmon object classes
|
||||
******************************************************************************/
|
||||
|
||||
/*******************************************************************************
|
||||
* PPM context
|
||||
******************************************************************************/
|
||||
|
||||
/*******************************************************************************
|
||||
* PPM engine/subdev functions
|
||||
******************************************************************************/
|
||||
|
||||
static const struct nouveau_specdom
|
||||
nv50_perfmon[] = {
|
||||
{ 0x040, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x100, (const struct nouveau_specsig[]) {
|
||||
{ 0xc8, "gr_idle" },
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x100, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x020, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x040, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{}
|
||||
};
|
||||
|
||||
struct nouveau_oclass *
|
||||
nv50_perfmon_oclass = &(struct nv40_perfmon_oclass) {
|
||||
.base.handle = NV_ENGINE(PERFMON, 0x50),
|
||||
.base.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nv40_perfmon_ctor,
|
||||
.dtor = _nouveau_perfmon_dtor,
|
||||
.init = _nouveau_perfmon_init,
|
||||
.fini = _nouveau_perfmon_fini,
|
||||
},
|
||||
.doms = nv50_perfmon,
|
||||
}.base;
|
||||
|
|
@ -1,96 +0,0 @@
|
|||
/*
|
||||
* Copyright 2013 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "nv40.h"
|
||||
|
||||
/*******************************************************************************
|
||||
* Perfmon object classes
|
||||
******************************************************************************/
|
||||
|
||||
/*******************************************************************************
|
||||
* PPM context
|
||||
******************************************************************************/
|
||||
|
||||
/*******************************************************************************
|
||||
* PPM engine/subdev functions
|
||||
******************************************************************************/
|
||||
|
||||
static const struct nouveau_specdom
|
||||
nva3_perfmon[] = {
|
||||
{ 0x20, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x20, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x20, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x20, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x20, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x20, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x20, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{ 0x20, (const struct nouveau_specsig[]) {
|
||||
{}
|
||||
}, &nv40_perfctr_func },
|
||||
{}
|
||||
};
|
||||
|
||||
static int
|
||||
nva3_perfmon_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **object)
|
||||
{
|
||||
int ret = nv40_perfmon_ctor(parent, engine, oclass, data, size, object);
|
||||
if (ret == 0) {
|
||||
struct nv40_perfmon_priv *priv = (void *)*object;
|
||||
ret = nouveau_perfdom_new(&priv->base, "pwr", 0, 0, 0, 0,
|
||||
nva3_perfmon_pwr);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
priv->base.last = 3;
|
||||
}
|
||||
return ret;
|
||||
}
|
||||
|
||||
struct nouveau_oclass *
|
||||
nva3_perfmon_oclass = &(struct nv40_perfmon_oclass) {
|
||||
.base.handle = NV_ENGINE(PERFMON, 0xa3),
|
||||
.base.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nva3_perfmon_ctor,
|
||||
.dtor = _nouveau_perfmon_dtor,
|
||||
.init = _nouveau_perfmon_init,
|
||||
.fini = _nouveau_perfmon_fini,
|
||||
},
|
||||
.doms = nva3_perfmon,
|
||||
}.base;
|
||||
|
|
@ -1,17 +0,0 @@
|
|||
#ifndef __NVKM_PM_NVC0_H__
|
||||
#define __NVKM_PM_NVC0_H__
|
||||
|
||||
#include "priv.h"
|
||||
|
||||
struct nvc0_perfmon_priv {
|
||||
struct nouveau_perfmon base;
|
||||
};
|
||||
|
||||
struct nvc0_perfmon_cntr {
|
||||
struct nouveau_perfctr base;
|
||||
};
|
||||
|
||||
extern const struct nouveau_funcdom nvc0_perfctr_func;
|
||||
int nvc0_perfmon_fini(struct nouveau_object *, bool);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,162 +0,0 @@
|
|||
/*
|
||||
* Copyright 2013 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "nvc0.h"
|
||||
|
||||
/*******************************************************************************
|
||||
* Perfmon object classes
|
||||
******************************************************************************/
|
||||
|
||||
/*******************************************************************************
|
||||
* PPM context
|
||||
******************************************************************************/
|
||||
|
||||
/*******************************************************************************
|
||||
* PPM engine/subdev functions
|
||||
******************************************************************************/
|
||||
|
||||
static const struct nouveau_specdom
|
||||
nve0_perfmon_hub[] = {
|
||||
{ 0x60, (const struct nouveau_specsig[]) {
|
||||
{ 0x47, "hub00_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{ 0x40, (const struct nouveau_specsig[]) {
|
||||
{ 0x27, "hub01_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{ 0x60, (const struct nouveau_specsig[]) {
|
||||
{ 0x47, "hub02_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{ 0x60, (const struct nouveau_specsig[]) {
|
||||
{ 0x47, "hub03_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{ 0x40, (const struct nouveau_specsig[]) {
|
||||
{ 0x03, "host_mmio_rd" },
|
||||
{ 0x27, "hub04_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{ 0x60, (const struct nouveau_specsig[]) {
|
||||
{ 0x47, "hub05_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{ 0xc0, (const struct nouveau_specsig[]) {
|
||||
{ 0x74, "host_fb_rd3x" },
|
||||
{ 0x75, "host_fb_rd3x_2" },
|
||||
{ 0xa7, "hub06_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{ 0x60, (const struct nouveau_specsig[]) {
|
||||
{ 0x47, "hub07_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{}
|
||||
};
|
||||
|
||||
static const struct nouveau_specdom
|
||||
nve0_perfmon_gpc[] = {
|
||||
{ 0xe0, (const struct nouveau_specsig[]) {
|
||||
{ 0xc7, "gpc00_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{}
|
||||
};
|
||||
|
||||
static const struct nouveau_specdom
|
||||
nve0_perfmon_part[] = {
|
||||
{ 0x60, (const struct nouveau_specsig[]) {
|
||||
{ 0x47, "part00_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{ 0x60, (const struct nouveau_specsig[]) {
|
||||
{ 0x47, "part01_user_0" },
|
||||
{}
|
||||
}, &nvc0_perfctr_func },
|
||||
{}
|
||||
};
|
||||
|
||||
static int
|
||||
nve0_perfmon_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nvc0_perfmon_priv *priv;
|
||||
u32 mask;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_perfmon_create(parent, engine, oclass, &priv);
|
||||
*pobject = nv_object(priv);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* PDAEMON */
|
||||
ret = nouveau_perfdom_new(&priv->base, "pwr", 0, 0, 0, 0,
|
||||
nve0_perfmon_pwr);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* HUB */
|
||||
ret = nouveau_perfdom_new(&priv->base, "hub", 0, 0x1b0000, 0, 0x200,
|
||||
nve0_perfmon_hub);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* GPC */
|
||||
mask = (1 << nv_rd32(priv, 0x022430)) - 1;
|
||||
mask &= ~nv_rd32(priv, 0x022504);
|
||||
mask &= ~nv_rd32(priv, 0x022584);
|
||||
|
||||
ret = nouveau_perfdom_new(&priv->base, "gpc", mask, 0x180000,
|
||||
0x1000, 0x200, nve0_perfmon_gpc);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* PART */
|
||||
mask = (1 << nv_rd32(priv, 0x022438)) - 1;
|
||||
mask &= ~nv_rd32(priv, 0x022548);
|
||||
mask &= ~nv_rd32(priv, 0x0225c8);
|
||||
|
||||
ret = nouveau_perfdom_new(&priv->base, "part", mask, 0x1a0000,
|
||||
0x1000, 0x200, nve0_perfmon_part);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_engine(priv)->cclass = &nouveau_perfmon_cclass;
|
||||
nv_engine(priv)->sclass = nouveau_perfmon_sclass;
|
||||
priv->base.last = 7;
|
||||
return 0;
|
||||
}
|
||||
|
||||
struct nouveau_oclass
|
||||
nve0_perfmon_oclass = {
|
||||
.handle = NV_ENGINE(PERFMON, 0xe0),
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nve0_perfmon_ctor,
|
||||
.dtor = _nouveau_perfmon_dtor,
|
||||
.init = _nouveau_perfmon_init,
|
||||
.fini = nvc0_perfmon_fini,
|
||||
},
|
||||
};
|
||||
|
|
@ -1,71 +0,0 @@
|
|||
/*
|
||||
* Copyright 2013 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "nvc0.h"
|
||||
|
||||
/*******************************************************************************
|
||||
* Perfmon object classes
|
||||
******************************************************************************/
|
||||
|
||||
/*******************************************************************************
|
||||
* PPM context
|
||||
******************************************************************************/
|
||||
|
||||
/*******************************************************************************
|
||||
* PPM engine/subdev functions
|
||||
******************************************************************************/
|
||||
|
||||
static int
|
||||
nvf0_perfmon_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nvc0_perfmon_priv *priv;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_perfmon_create(parent, engine, oclass, &priv);
|
||||
*pobject = nv_object(priv);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
ret = nouveau_perfdom_new(&priv->base, "pwr", 0, 0, 0, 0,
|
||||
nve0_perfmon_pwr);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_engine(priv)->cclass = &nouveau_perfmon_cclass;
|
||||
nv_engine(priv)->sclass = nouveau_perfmon_sclass;
|
||||
return 0;
|
||||
}
|
||||
|
||||
struct nouveau_oclass
|
||||
nvf0_perfmon_oclass = {
|
||||
.handle = NV_ENGINE(PERFMON, 0xf0),
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nvf0_perfmon_ctor,
|
||||
.dtor = _nouveau_perfmon_dtor,
|
||||
.init = _nouveau_perfmon_init,
|
||||
.fini = nvc0_perfmon_fini,
|
||||
},
|
||||
};
|
||||
|
|
@ -1,91 +0,0 @@
|
|||
#ifndef __NVKM_PERFMON_PRIV_H__
|
||||
#define __NVKM_PERFMON_PRIV_H__
|
||||
|
||||
#include <engine/perfmon.h>
|
||||
|
||||
struct nouveau_perfctr {
|
||||
struct nouveau_object base;
|
||||
struct list_head head;
|
||||
struct nouveau_perfsig *signal[4];
|
||||
int slot;
|
||||
u32 logic_op;
|
||||
u32 clk;
|
||||
u32 ctr;
|
||||
};
|
||||
|
||||
extern struct nouveau_oclass nouveau_perfmon_sclass[];
|
||||
|
||||
struct nouveau_perfctx {
|
||||
struct nouveau_engctx base;
|
||||
};
|
||||
|
||||
extern struct nouveau_oclass nouveau_perfmon_cclass;
|
||||
|
||||
struct nouveau_specsig {
|
||||
u8 signal;
|
||||
const char *name;
|
||||
};
|
||||
|
||||
struct nouveau_perfsig {
|
||||
const char *name;
|
||||
};
|
||||
|
||||
struct nouveau_perfdom;
|
||||
struct nouveau_perfctr *
|
||||
nouveau_perfsig_wrap(struct nouveau_perfmon *, const char *,
|
||||
struct nouveau_perfdom **);
|
||||
|
||||
struct nouveau_specdom {
|
||||
u16 signal_nr;
|
||||
const struct nouveau_specsig *signal;
|
||||
const struct nouveau_funcdom *func;
|
||||
};
|
||||
|
||||
extern const struct nouveau_specdom nva3_perfmon_pwr[];
|
||||
extern const struct nouveau_specdom nvc0_perfmon_pwr[];
|
||||
extern const struct nouveau_specdom nve0_perfmon_pwr[];
|
||||
|
||||
struct nouveau_perfdom {
|
||||
struct list_head head;
|
||||
struct list_head list;
|
||||
const struct nouveau_funcdom *func;
|
||||
char name[32];
|
||||
u32 addr;
|
||||
u8 quad;
|
||||
u32 signal_nr;
|
||||
struct nouveau_perfsig signal[];
|
||||
};
|
||||
|
||||
struct nouveau_funcdom {
|
||||
void (*init)(struct nouveau_perfmon *, struct nouveau_perfdom *,
|
||||
struct nouveau_perfctr *);
|
||||
void (*read)(struct nouveau_perfmon *, struct nouveau_perfdom *,
|
||||
struct nouveau_perfctr *);
|
||||
void (*next)(struct nouveau_perfmon *, struct nouveau_perfdom *);
|
||||
};
|
||||
|
||||
int nouveau_perfdom_new(struct nouveau_perfmon *, const char *, u32,
|
||||
u32, u32, u32, const struct nouveau_specdom *);
|
||||
|
||||
#define nouveau_perfmon_create(p,e,o,d) \
|
||||
nouveau_perfmon_create_((p), (e), (o), sizeof(**d), (void **)d)
|
||||
#define nouveau_perfmon_dtor(p) ({ \
|
||||
struct nouveau_perfmon *c = (p); \
|
||||
_nouveau_perfmon_dtor(nv_object(c)); \
|
||||
})
|
||||
#define nouveau_perfmon_init(p) ({ \
|
||||
struct nouveau_perfmon *c = (p); \
|
||||
_nouveau_perfmon_init(nv_object(c)); \
|
||||
})
|
||||
#define nouveau_perfmon_fini(p,s) ({ \
|
||||
struct nouveau_perfmon *c = (p); \
|
||||
_nouveau_perfmon_fini(nv_object(c), (s)); \
|
||||
})
|
||||
|
||||
int nouveau_perfmon_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, int, void **);
|
||||
void _nouveau_perfmon_dtor(struct nouveau_object *);
|
||||
int _nouveau_perfmon_init(struct nouveau_object *);
|
||||
int _nouveau_perfmon_fini(struct nouveau_object *, bool);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,46 +0,0 @@
|
|||
#ifndef __NVKM_SW_NV50_H__
|
||||
#define __NVKM_SW_NV50_H__
|
||||
|
||||
#include <engine/software.h>
|
||||
|
||||
struct nv50_software_oclass {
|
||||
struct nouveau_oclass base;
|
||||
struct nouveau_oclass *cclass;
|
||||
struct nouveau_oclass *sclass;
|
||||
};
|
||||
|
||||
struct nv50_software_priv {
|
||||
struct nouveau_software base;
|
||||
};
|
||||
|
||||
int nv50_software_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
|
||||
struct nv50_software_cclass {
|
||||
struct nouveau_oclass base;
|
||||
int (*vblank)(struct nvkm_notify *);
|
||||
};
|
||||
|
||||
struct nv50_software_chan {
|
||||
struct nouveau_software_chan base;
|
||||
struct {
|
||||
struct nvkm_notify notify[4];
|
||||
u32 channel;
|
||||
u32 ctxdma;
|
||||
u64 offset;
|
||||
u32 value;
|
||||
} vblank;
|
||||
};
|
||||
|
||||
int nv50_software_context_ctor(struct nouveau_object *,
|
||||
struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
void nv50_software_context_dtor(struct nouveau_object *);
|
||||
|
||||
int nv50_software_mthd_vblsem_value(struct nouveau_object *, u32, void *, u32);
|
||||
int nv50_software_mthd_vblsem_release(struct nouveau_object *, u32, void *, u32);
|
||||
int nv50_software_mthd_flip(struct nouveau_object *, u32, void *, u32);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,57 +0,0 @@
|
|||
#ifndef __NOUVEAU_CLIENT_H__
|
||||
#define __NOUVEAU_CLIENT_H__
|
||||
|
||||
#include <core/namedb.h>
|
||||
|
||||
struct nouveau_client {
|
||||
struct nouveau_namedb base;
|
||||
struct nouveau_handle *root;
|
||||
struct nouveau_object *device;
|
||||
char name[32];
|
||||
u32 debug;
|
||||
struct nouveau_vm *vm;
|
||||
bool super;
|
||||
void *data;
|
||||
|
||||
int (*ntfy)(const void *, u32, const void *, u32);
|
||||
struct nvkm_client_notify *notify[16];
|
||||
};
|
||||
|
||||
static inline struct nouveau_client *
|
||||
nv_client(void *obj)
|
||||
{
|
||||
#if CONFIG_NOUVEAU_DEBUG >= NV_DBG_PARANOIA
|
||||
if (unlikely(!nv_iclass(obj, NV_CLIENT_CLASS)))
|
||||
nv_assert("BAD CAST -> NvClient, %08x", nv_hclass(obj));
|
||||
#endif
|
||||
return obj;
|
||||
}
|
||||
|
||||
static inline struct nouveau_client *
|
||||
nouveau_client(void *obj)
|
||||
{
|
||||
struct nouveau_object *client = nv_object(obj);
|
||||
while (client && !(nv_iclass(client, NV_CLIENT_CLASS)))
|
||||
client = client->parent;
|
||||
return (void *)client;
|
||||
}
|
||||
|
||||
#define nouveau_client_create(n,c,oc,od,d) \
|
||||
nouveau_client_create_((n), (c), (oc), (od), sizeof(**d), (void **)d)
|
||||
|
||||
int nouveau_client_create_(const char *name, u64 device, const char *cfg,
|
||||
const char *dbg, int, void **);
|
||||
#define nouveau_client_destroy(p) \
|
||||
nouveau_namedb_destroy(&(p)->base)
|
||||
|
||||
int nouveau_client_init(struct nouveau_client *);
|
||||
int nouveau_client_fini(struct nouveau_client *, bool suspend);
|
||||
const char *nouveau_client_name(void *obj);
|
||||
|
||||
int nvkm_client_notify_new(struct nouveau_object *, struct nvkm_event *,
|
||||
void *data, u32 size);
|
||||
int nvkm_client_notify_del(struct nouveau_client *, int index);
|
||||
int nvkm_client_notify_get(struct nouveau_client *, int index);
|
||||
int nvkm_client_notify_put(struct nouveau_client *, int index);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,184 +0,0 @@
|
|||
#ifndef __NOUVEAU_DEVICE_H__
|
||||
#define __NOUVEAU_DEVICE_H__
|
||||
|
||||
#include <core/object.h>
|
||||
#include <core/subdev.h>
|
||||
#include <core/engine.h>
|
||||
#include <core/event.h>
|
||||
|
||||
enum nv_subdev_type {
|
||||
NVDEV_ENGINE_DEVICE,
|
||||
NVDEV_SUBDEV_VBIOS,
|
||||
|
||||
/* All subdevs from DEVINIT to DEVINIT_LAST will be created before
|
||||
* *any* of them are initialised. This subdev category is used
|
||||
* for any subdevs that the VBIOS init table parsing may call out
|
||||
* to during POST.
|
||||
*/
|
||||
NVDEV_SUBDEV_DEVINIT,
|
||||
NVDEV_SUBDEV_IBUS,
|
||||
NVDEV_SUBDEV_GPIO,
|
||||
NVDEV_SUBDEV_I2C,
|
||||
NVDEV_SUBDEV_DEVINIT_LAST = NVDEV_SUBDEV_I2C,
|
||||
|
||||
/* This grouping of subdevs are initialised right after they've
|
||||
* been created, and are allowed to assume any subdevs in the
|
||||
* list above them exist and have been initialised.
|
||||
*/
|
||||
NVDEV_SUBDEV_FUSE,
|
||||
NVDEV_SUBDEV_MXM,
|
||||
NVDEV_SUBDEV_MC,
|
||||
NVDEV_SUBDEV_BUS,
|
||||
NVDEV_SUBDEV_TIMER,
|
||||
NVDEV_SUBDEV_FB,
|
||||
NVDEV_SUBDEV_LTC,
|
||||
NVDEV_SUBDEV_INSTMEM,
|
||||
NVDEV_SUBDEV_VM,
|
||||
NVDEV_SUBDEV_BAR,
|
||||
NVDEV_SUBDEV_PWR,
|
||||
NVDEV_SUBDEV_VOLT,
|
||||
NVDEV_SUBDEV_THERM,
|
||||
NVDEV_SUBDEV_CLOCK,
|
||||
|
||||
NVDEV_ENGINE_FIRST,
|
||||
NVDEV_ENGINE_DMAOBJ = NVDEV_ENGINE_FIRST,
|
||||
NVDEV_ENGINE_IFB,
|
||||
NVDEV_ENGINE_FIFO,
|
||||
NVDEV_ENGINE_SW,
|
||||
NVDEV_ENGINE_GR,
|
||||
NVDEV_ENGINE_MPEG,
|
||||
NVDEV_ENGINE_ME,
|
||||
NVDEV_ENGINE_VP,
|
||||
NVDEV_ENGINE_CRYPT,
|
||||
NVDEV_ENGINE_BSP,
|
||||
NVDEV_ENGINE_PPP,
|
||||
NVDEV_ENGINE_COPY0,
|
||||
NVDEV_ENGINE_COPY1,
|
||||
NVDEV_ENGINE_COPY2,
|
||||
NVDEV_ENGINE_VIC,
|
||||
NVDEV_ENGINE_VENC,
|
||||
NVDEV_ENGINE_DISP,
|
||||
NVDEV_ENGINE_PERFMON,
|
||||
|
||||
NVDEV_SUBDEV_NR,
|
||||
};
|
||||
|
||||
struct nouveau_device {
|
||||
struct nouveau_engine base;
|
||||
struct list_head head;
|
||||
|
||||
struct pci_dev *pdev;
|
||||
struct platform_device *platformdev;
|
||||
u64 handle;
|
||||
|
||||
struct nvkm_event event;
|
||||
|
||||
const char *cfgopt;
|
||||
const char *dbgopt;
|
||||
const char *name;
|
||||
const char *cname;
|
||||
u64 disable_mask;
|
||||
|
||||
enum {
|
||||
NV_04 = 0x04,
|
||||
NV_10 = 0x10,
|
||||
NV_11 = 0x11,
|
||||
NV_20 = 0x20,
|
||||
NV_30 = 0x30,
|
||||
NV_40 = 0x40,
|
||||
NV_50 = 0x50,
|
||||
NV_C0 = 0xc0,
|
||||
NV_E0 = 0xe0,
|
||||
GM100 = 0x110,
|
||||
} card_type;
|
||||
u32 chipset;
|
||||
u8 chiprev;
|
||||
u32 crystal;
|
||||
|
||||
struct nouveau_oclass *oclass[NVDEV_SUBDEV_NR];
|
||||
struct nouveau_object *subdev[NVDEV_SUBDEV_NR];
|
||||
|
||||
struct {
|
||||
struct notifier_block nb;
|
||||
} acpi;
|
||||
};
|
||||
|
||||
int nouveau_device_list(u64 *name, int size);
|
||||
|
||||
static inline struct nouveau_device *
|
||||
nv_device(void *obj)
|
||||
{
|
||||
struct nouveau_object *object = nv_object(obj);
|
||||
struct nouveau_object *device = object;
|
||||
|
||||
if (device->engine)
|
||||
device = device->engine;
|
||||
if (device->parent)
|
||||
device = device->parent;
|
||||
|
||||
#if CONFIG_NOUVEAU_DEBUG >= NV_DBG_PARANOIA
|
||||
if (unlikely(!nv_iclass(device, NV_SUBDEV_CLASS) ||
|
||||
(nv_hclass(device) & 0xff) != NVDEV_ENGINE_DEVICE)) {
|
||||
nv_assert("BAD CAST -> NvDevice, 0x%08x 0x%08x",
|
||||
nv_hclass(object), nv_hclass(device));
|
||||
}
|
||||
#endif
|
||||
|
||||
return (void *)device;
|
||||
}
|
||||
|
||||
static inline struct nouveau_subdev *
|
||||
nouveau_subdev(void *obj, int sub)
|
||||
{
|
||||
if (nv_device(obj)->subdev[sub])
|
||||
return nv_subdev(nv_device(obj)->subdev[sub]);
|
||||
return NULL;
|
||||
}
|
||||
|
||||
static inline struct nouveau_engine *
|
||||
nouveau_engine(void *obj, int sub)
|
||||
{
|
||||
struct nouveau_subdev *subdev = nouveau_subdev(obj, sub);
|
||||
if (subdev && nv_iclass(subdev, NV_ENGINE_CLASS))
|
||||
return nv_engine(subdev);
|
||||
return NULL;
|
||||
}
|
||||
|
||||
static inline bool
|
||||
nv_device_match(struct nouveau_object *object, u16 dev, u16 ven, u16 sub)
|
||||
{
|
||||
struct nouveau_device *device = nv_device(object);
|
||||
return device->pdev->device == dev &&
|
||||
device->pdev->subsystem_vendor == ven &&
|
||||
device->pdev->subsystem_device == sub;
|
||||
}
|
||||
|
||||
static inline bool
|
||||
nv_device_is_pci(struct nouveau_device *device)
|
||||
{
|
||||
return device->pdev != NULL;
|
||||
}
|
||||
|
||||
static inline bool
|
||||
nv_device_is_cpu_coherent(struct nouveau_device *device)
|
||||
{
|
||||
return (!IS_ENABLED(CONFIG_ARM) && nv_device_is_pci(device));
|
||||
}
|
||||
|
||||
static inline struct device *
|
||||
nv_device_base(struct nouveau_device *device)
|
||||
{
|
||||
return nv_device_is_pci(device) ? &device->pdev->dev :
|
||||
&device->platformdev->dev;
|
||||
}
|
||||
|
||||
resource_size_t
|
||||
nv_device_resource_start(struct nouveau_device *device, unsigned int bar);
|
||||
|
||||
resource_size_t
|
||||
nv_device_resource_len(struct nouveau_device *device, unsigned int bar);
|
||||
|
||||
int
|
||||
nv_device_get_irq(struct nouveau_device *device, bool stall);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,54 +0,0 @@
|
|||
#ifndef __NOUVEAU_ENGCTX_H__
|
||||
#define __NOUVEAU_ENGCTX_H__
|
||||
|
||||
#include <core/object.h>
|
||||
#include <core/gpuobj.h>
|
||||
|
||||
#include <subdev/vm.h>
|
||||
|
||||
#define NV_ENGCTX_(eng,var) (NV_ENGCTX_CLASS | ((var) << 8) | (eng))
|
||||
#define NV_ENGCTX(name,var) NV_ENGCTX_(NVDEV_ENGINE_##name, (var))
|
||||
|
||||
struct nouveau_engctx {
|
||||
struct nouveau_gpuobj base;
|
||||
struct nouveau_vma vma;
|
||||
struct list_head head;
|
||||
unsigned long save;
|
||||
u64 addr;
|
||||
};
|
||||
|
||||
static inline struct nouveau_engctx *
|
||||
nv_engctx(void *obj)
|
||||
{
|
||||
#if CONFIG_NOUVEAU_DEBUG >= NV_DBG_PARANOIA
|
||||
if (unlikely(!nv_iclass(obj, NV_ENGCTX_CLASS)))
|
||||
nv_assert("BAD CAST -> NvEngCtx, %08x", nv_hclass(obj));
|
||||
#endif
|
||||
return obj;
|
||||
}
|
||||
|
||||
#define nouveau_engctx_create(p,e,c,g,s,a,f,d) \
|
||||
nouveau_engctx_create_((p), (e), (c), (g), (s), (a), (f), \
|
||||
sizeof(**d), (void **)d)
|
||||
|
||||
int nouveau_engctx_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, struct nouveau_object *,
|
||||
u32 size, u32 align, u32 flags,
|
||||
int length, void **data);
|
||||
void nouveau_engctx_destroy(struct nouveau_engctx *);
|
||||
int nouveau_engctx_init(struct nouveau_engctx *);
|
||||
int nouveau_engctx_fini(struct nouveau_engctx *, bool suspend);
|
||||
|
||||
int _nouveau_engctx_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
void _nouveau_engctx_dtor(struct nouveau_object *);
|
||||
int _nouveau_engctx_init(struct nouveau_object *);
|
||||
int _nouveau_engctx_fini(struct nouveau_object *, bool suspend);
|
||||
#define _nouveau_engctx_rd32 _nouveau_gpuobj_rd32
|
||||
#define _nouveau_engctx_wr32 _nouveau_gpuobj_wr32
|
||||
|
||||
struct nouveau_object *nouveau_engctx_get(struct nouveau_engine *, u64 addr);
|
||||
void nouveau_engctx_put(struct nouveau_object *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,57 +0,0 @@
|
|||
#ifndef __NOUVEAU_ENGINE_H__
|
||||
#define __NOUVEAU_ENGINE_H__
|
||||
|
||||
#include <core/object.h>
|
||||
#include <core/subdev.h>
|
||||
|
||||
#define NV_ENGINE_(eng,var) (NV_ENGINE_CLASS | ((var) << 8) | (eng))
|
||||
#define NV_ENGINE(name,var) NV_ENGINE_(NVDEV_ENGINE_##name, (var))
|
||||
|
||||
struct nouveau_engine {
|
||||
struct nouveau_subdev base;
|
||||
struct nouveau_oclass *cclass;
|
||||
struct nouveau_oclass *sclass;
|
||||
|
||||
struct list_head contexts;
|
||||
spinlock_t lock;
|
||||
|
||||
void (*tile_prog)(struct nouveau_engine *, int region);
|
||||
int (*tlb_flush)(struct nouveau_engine *);
|
||||
};
|
||||
|
||||
static inline struct nouveau_engine *
|
||||
nv_engine(void *obj)
|
||||
{
|
||||
#if CONFIG_NOUVEAU_DEBUG >= NV_DBG_PARANOIA
|
||||
if (unlikely(!nv_iclass(obj, NV_ENGINE_CLASS)))
|
||||
nv_assert("BAD CAST -> NvEngine, %08x", nv_hclass(obj));
|
||||
#endif
|
||||
return obj;
|
||||
}
|
||||
|
||||
static inline int
|
||||
nv_engidx(struct nouveau_object *object)
|
||||
{
|
||||
return nv_subidx(object);
|
||||
}
|
||||
|
||||
#define nouveau_engine_create(p,e,c,d,i,f,r) \
|
||||
nouveau_engine_create_((p), (e), (c), (d), (i), (f), \
|
||||
sizeof(**r),(void **)r)
|
||||
|
||||
#define nouveau_engine_destroy(p) \
|
||||
nouveau_subdev_destroy(&(p)->base)
|
||||
#define nouveau_engine_init(p) \
|
||||
nouveau_subdev_init(&(p)->base)
|
||||
#define nouveau_engine_fini(p,s) \
|
||||
nouveau_subdev_fini(&(p)->base, (s))
|
||||
|
||||
int nouveau_engine_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, bool, const char *,
|
||||
const char *, int, void **);
|
||||
|
||||
#define _nouveau_engine_dtor _nouveau_subdev_dtor
|
||||
#define _nouveau_engine_init _nouveau_subdev_init
|
||||
#define _nouveau_engine_fini _nouveau_subdev_fini
|
||||
|
||||
#endif
|
||||
|
|
@ -1,24 +0,0 @@
|
|||
#ifndef __NOUVEAU_ENUM_H__
|
||||
#define __NOUVEAU_ENUM_H__
|
||||
|
||||
struct nouveau_enum {
|
||||
u32 value;
|
||||
const char *name;
|
||||
const void *data;
|
||||
u32 data2;
|
||||
};
|
||||
|
||||
const struct nouveau_enum *
|
||||
nouveau_enum_find(const struct nouveau_enum *, u32 value);
|
||||
|
||||
const struct nouveau_enum *
|
||||
nouveau_enum_print(const struct nouveau_enum *en, u32 value);
|
||||
|
||||
struct nouveau_bitfield {
|
||||
u32 mask;
|
||||
const char *name;
|
||||
};
|
||||
|
||||
void nouveau_bitfield_print(const struct nouveau_bitfield *, u32 value);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,71 +0,0 @@
|
|||
#ifndef __NOUVEAU_GPUOBJ_H__
|
||||
#define __NOUVEAU_GPUOBJ_H__
|
||||
|
||||
#include <core/object.h>
|
||||
#include <core/device.h>
|
||||
#include <core/parent.h>
|
||||
#include <core/mm.h>
|
||||
|
||||
struct nouveau_vma;
|
||||
struct nouveau_vm;
|
||||
|
||||
#define NVOBJ_FLAG_ZERO_ALLOC 0x00000001
|
||||
#define NVOBJ_FLAG_ZERO_FREE 0x00000002
|
||||
#define NVOBJ_FLAG_HEAP 0x00000004
|
||||
|
||||
struct nouveau_gpuobj {
|
||||
struct nouveau_object base;
|
||||
struct nouveau_object *parent;
|
||||
struct nouveau_mm_node *node;
|
||||
struct nouveau_mm heap;
|
||||
|
||||
u32 flags;
|
||||
u64 addr;
|
||||
u32 size;
|
||||
};
|
||||
|
||||
static inline struct nouveau_gpuobj *
|
||||
nv_gpuobj(void *obj)
|
||||
{
|
||||
#if CONFIG_NOUVEAU_DEBUG >= NV_DBG_PARANOIA
|
||||
if (unlikely(!nv_iclass(obj, NV_GPUOBJ_CLASS)))
|
||||
nv_assert("BAD CAST -> NvGpuObj, %08x", nv_hclass(obj));
|
||||
#endif
|
||||
return obj;
|
||||
}
|
||||
|
||||
#define nouveau_gpuobj_create(p,e,c,v,g,s,a,f,d) \
|
||||
nouveau_gpuobj_create_((p), (e), (c), (v), (g), (s), (a), (f), \
|
||||
sizeof(**d), (void **)d)
|
||||
#define nouveau_gpuobj_init(p) nouveau_object_init(&(p)->base)
|
||||
#define nouveau_gpuobj_fini(p,s) nouveau_object_fini(&(p)->base, (s))
|
||||
int nouveau_gpuobj_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, u32 pclass,
|
||||
struct nouveau_object *, u32 size, u32 align,
|
||||
u32 flags, int length, void **);
|
||||
void nouveau_gpuobj_destroy(struct nouveau_gpuobj *);
|
||||
|
||||
int nouveau_gpuobj_new(struct nouveau_object *, struct nouveau_object *,
|
||||
u32 size, u32 align, u32 flags,
|
||||
struct nouveau_gpuobj **);
|
||||
int nouveau_gpuobj_dup(struct nouveau_object *, struct nouveau_gpuobj *,
|
||||
struct nouveau_gpuobj **);
|
||||
|
||||
int nouveau_gpuobj_map(struct nouveau_gpuobj *, u32 acc, struct nouveau_vma *);
|
||||
int nouveau_gpuobj_map_vm(struct nouveau_gpuobj *, struct nouveau_vm *,
|
||||
u32 access, struct nouveau_vma *);
|
||||
void nouveau_gpuobj_unmap(struct nouveau_vma *);
|
||||
|
||||
static inline void
|
||||
nouveau_gpuobj_ref(struct nouveau_gpuobj *obj, struct nouveau_gpuobj **ref)
|
||||
{
|
||||
nouveau_object_ref(&obj->base, (struct nouveau_object **)ref);
|
||||
}
|
||||
|
||||
void _nouveau_gpuobj_dtor(struct nouveau_object *);
|
||||
int _nouveau_gpuobj_init(struct nouveau_object *);
|
||||
int _nouveau_gpuobj_fini(struct nouveau_object *, bool);
|
||||
u32 _nouveau_gpuobj_rd32(struct nouveau_object *, u64);
|
||||
void _nouveau_gpuobj_wr32(struct nouveau_object *, u64, u32);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,34 +0,0 @@
|
|||
#ifndef __NOUVEAU_HANDLE_H__
|
||||
#define __NOUVEAU_HANDLE_H__
|
||||
|
||||
struct nouveau_handle {
|
||||
struct nouveau_namedb *namedb;
|
||||
struct list_head node;
|
||||
|
||||
struct list_head head;
|
||||
struct list_head tree;
|
||||
u32 name;
|
||||
u32 priv;
|
||||
|
||||
u8 route;
|
||||
u64 token;
|
||||
|
||||
struct nouveau_handle *parent;
|
||||
struct nouveau_object *object;
|
||||
};
|
||||
|
||||
int nouveau_handle_create(struct nouveau_object *, u32 parent, u32 handle,
|
||||
struct nouveau_object *, struct nouveau_handle **);
|
||||
void nouveau_handle_destroy(struct nouveau_handle *);
|
||||
int nouveau_handle_init(struct nouveau_handle *);
|
||||
int nouveau_handle_fini(struct nouveau_handle *, bool suspend);
|
||||
|
||||
struct nouveau_object *
|
||||
nouveau_handle_ref(struct nouveau_object *, u32 name);
|
||||
|
||||
struct nouveau_handle *nouveau_handle_get_class(struct nouveau_object *, u16);
|
||||
struct nouveau_handle *nouveau_handle_get_vinst(struct nouveau_object *, u64);
|
||||
struct nouveau_handle *nouveau_handle_get_cinst(struct nouveau_object *, u32);
|
||||
void nouveau_handle_put(struct nouveau_handle *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,6 +0,0 @@
|
|||
#ifndef __NVKM_IOCTL_H__
|
||||
#define __NVKM_IOCTL_H__
|
||||
|
||||
int nvkm_ioctl(struct nouveau_client *, bool, void *, u32, void **);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,40 +0,0 @@
|
|||
#ifndef __NOUVEAU_MM_H__
|
||||
#define __NOUVEAU_MM_H__
|
||||
|
||||
struct nouveau_mm_node {
|
||||
struct list_head nl_entry;
|
||||
struct list_head fl_entry;
|
||||
struct list_head rl_entry;
|
||||
|
||||
#define NVKM_MM_HEAP_ANY 0x00
|
||||
u8 heap;
|
||||
#define NVKM_MM_TYPE_NONE 0x00
|
||||
#define NVKM_MM_TYPE_HOLE 0xff
|
||||
u8 type;
|
||||
u32 offset;
|
||||
u32 length;
|
||||
};
|
||||
|
||||
struct nouveau_mm {
|
||||
struct list_head nodes;
|
||||
struct list_head free;
|
||||
|
||||
u32 block_size;
|
||||
int heap_nodes;
|
||||
};
|
||||
|
||||
static inline bool
|
||||
nouveau_mm_initialised(struct nouveau_mm *mm)
|
||||
{
|
||||
return mm->block_size != 0;
|
||||
}
|
||||
|
||||
int nouveau_mm_init(struct nouveau_mm *, u32 offset, u32 length, u32 block);
|
||||
int nouveau_mm_fini(struct nouveau_mm *);
|
||||
int nouveau_mm_head(struct nouveau_mm *, u8 heap, u8 type, u32 size_max,
|
||||
u32 size_min, u32 align, struct nouveau_mm_node **);
|
||||
int nouveau_mm_tail(struct nouveau_mm *, u8 heap, u8 type, u32 size_max,
|
||||
u32 size_min, u32 align, struct nouveau_mm_node **);
|
||||
void nouveau_mm_free(struct nouveau_mm *, struct nouveau_mm_node **);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,56 +0,0 @@
|
|||
#ifndef __NOUVEAU_NAMEDB_H__
|
||||
#define __NOUVEAU_NAMEDB_H__
|
||||
|
||||
#include <core/parent.h>
|
||||
|
||||
struct nouveau_handle;
|
||||
|
||||
struct nouveau_namedb {
|
||||
struct nouveau_parent base;
|
||||
rwlock_t lock;
|
||||
struct list_head list;
|
||||
};
|
||||
|
||||
static inline struct nouveau_namedb *
|
||||
nv_namedb(void *obj)
|
||||
{
|
||||
#if CONFIG_NOUVEAU_DEBUG >= NV_DBG_PARANOIA
|
||||
if (unlikely(!nv_iclass(obj, NV_NAMEDB_CLASS)))
|
||||
nv_assert("BAD CAST -> NvNameDB, %08x", nv_hclass(obj));
|
||||
#endif
|
||||
return obj;
|
||||
}
|
||||
|
||||
#define nouveau_namedb_create(p,e,c,v,s,m,d) \
|
||||
nouveau_namedb_create_((p), (e), (c), (v), (s), (m), \
|
||||
sizeof(**d), (void **)d)
|
||||
#define nouveau_namedb_init(p) \
|
||||
nouveau_parent_init(&(p)->base)
|
||||
#define nouveau_namedb_fini(p,s) \
|
||||
nouveau_parent_fini(&(p)->base, (s))
|
||||
#define nouveau_namedb_destroy(p) \
|
||||
nouveau_parent_destroy(&(p)->base)
|
||||
|
||||
int nouveau_namedb_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, u32 pclass,
|
||||
struct nouveau_oclass *, u64 engcls,
|
||||
int size, void **);
|
||||
|
||||
int _nouveau_namedb_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
#define _nouveau_namedb_dtor _nouveau_parent_dtor
|
||||
#define _nouveau_namedb_init _nouveau_parent_init
|
||||
#define _nouveau_namedb_fini _nouveau_parent_fini
|
||||
|
||||
int nouveau_namedb_insert(struct nouveau_namedb *, u32 name,
|
||||
struct nouveau_object *, struct nouveau_handle *);
|
||||
void nouveau_namedb_remove(struct nouveau_handle *);
|
||||
|
||||
struct nouveau_handle *nouveau_namedb_get(struct nouveau_namedb *, u32);
|
||||
struct nouveau_handle *nouveau_namedb_get_class(struct nouveau_namedb *, u16);
|
||||
struct nouveau_handle *nouveau_namedb_get_vinst(struct nouveau_namedb *, u64);
|
||||
struct nouveau_handle *nouveau_namedb_get_cinst(struct nouveau_namedb *, u32);
|
||||
void nouveau_namedb_put(struct nouveau_handle *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,20 +0,0 @@
|
|||
#ifndef __NOUVEAU_OPTION_H__
|
||||
#define __NOUVEAU_OPTION_H__
|
||||
|
||||
#include <core/os.h>
|
||||
|
||||
const char *nouveau_stropt(const char *optstr, const char *opt, int *len);
|
||||
bool nouveau_boolopt(const char *optstr, const char *opt, bool value);
|
||||
|
||||
int nouveau_dbgopt(const char *optstr, const char *sub);
|
||||
|
||||
/* compares unterminated string 'str' with zero-terminated string 'cmp' */
|
||||
static inline int
|
||||
strncasecmpz(const char *str, const char *cmp, size_t len)
|
||||
{
|
||||
if (strlen(cmp) != len)
|
||||
return len;
|
||||
return strncasecmp(str, cmp, len);
|
||||
}
|
||||
|
||||
#endif
|
||||
|
|
@ -1,62 +0,0 @@
|
|||
#ifndef __NOUVEAU_PARENT_H__
|
||||
#define __NOUVEAU_PARENT_H__
|
||||
|
||||
#include <core/device.h>
|
||||
#include <core/object.h>
|
||||
|
||||
struct nouveau_sclass {
|
||||
struct nouveau_sclass *sclass;
|
||||
struct nouveau_engine *engine;
|
||||
struct nouveau_oclass *oclass;
|
||||
};
|
||||
|
||||
struct nouveau_parent {
|
||||
struct nouveau_object base;
|
||||
|
||||
struct nouveau_sclass *sclass;
|
||||
u64 engine;
|
||||
|
||||
int (*context_attach)(struct nouveau_object *,
|
||||
struct nouveau_object *);
|
||||
int (*context_detach)(struct nouveau_object *, bool suspend,
|
||||
struct nouveau_object *);
|
||||
|
||||
int (*object_attach)(struct nouveau_object *parent,
|
||||
struct nouveau_object *object, u32 name);
|
||||
void (*object_detach)(struct nouveau_object *parent, int cookie);
|
||||
};
|
||||
|
||||
static inline struct nouveau_parent *
|
||||
nv_parent(void *obj)
|
||||
{
|
||||
#if CONFIG_NOUVEAU_DEBUG >= NV_DBG_PARANOIA
|
||||
if (unlikely(!(nv_iclass(obj, NV_PARENT_CLASS))))
|
||||
nv_assert("BAD CAST -> NvParent, %08x", nv_hclass(obj));
|
||||
#endif
|
||||
return obj;
|
||||
}
|
||||
|
||||
#define nouveau_parent_create(p,e,c,v,s,m,d) \
|
||||
nouveau_parent_create_((p), (e), (c), (v), (s), (m), \
|
||||
sizeof(**d), (void **)d)
|
||||
#define nouveau_parent_init(p) \
|
||||
nouveau_object_init(&(p)->base)
|
||||
#define nouveau_parent_fini(p,s) \
|
||||
nouveau_object_fini(&(p)->base, (s))
|
||||
|
||||
int nouveau_parent_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, u32 pclass,
|
||||
struct nouveau_oclass *, u64 engcls,
|
||||
int size, void **);
|
||||
void nouveau_parent_destroy(struct nouveau_parent *);
|
||||
|
||||
void _nouveau_parent_dtor(struct nouveau_object *);
|
||||
#define _nouveau_parent_init nouveau_object_init
|
||||
#define _nouveau_parent_fini nouveau_object_fini
|
||||
|
||||
int nouveau_parent_sclass(struct nouveau_object *, u16 handle,
|
||||
struct nouveau_object **pengine,
|
||||
struct nouveau_oclass **poclass);
|
||||
int nouveau_parent_lclass(struct nouveau_object *, u32 *, int);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,23 +0,0 @@
|
|||
#ifndef __NOUVEAU_RAMHT_H__
|
||||
#define __NOUVEAU_RAMHT_H__
|
||||
|
||||
#include <core/gpuobj.h>
|
||||
|
||||
struct nouveau_ramht {
|
||||
struct nouveau_gpuobj base;
|
||||
int bits;
|
||||
};
|
||||
|
||||
int nouveau_ramht_insert(struct nouveau_ramht *, int chid,
|
||||
u32 handle, u32 context);
|
||||
void nouveau_ramht_remove(struct nouveau_ramht *, int cookie);
|
||||
int nouveau_ramht_new(struct nouveau_object *, struct nouveau_object *,
|
||||
u32 size, u32 align, struct nouveau_ramht **);
|
||||
|
||||
static inline void
|
||||
nouveau_ramht_ref(struct nouveau_ramht *obj, struct nouveau_ramht **ref)
|
||||
{
|
||||
nouveau_gpuobj_ref(&obj->base, (struct nouveau_gpuobj **)ref);
|
||||
}
|
||||
|
||||
#endif
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
#ifndef __NOUVEAU_BSP_H__
|
||||
#define __NOUVEAU_BSP_H__
|
||||
|
||||
extern struct nouveau_oclass nv84_bsp_oclass;
|
||||
extern struct nouveau_oclass nv98_bsp_oclass;
|
||||
extern struct nouveau_oclass nvc0_bsp_oclass;
|
||||
extern struct nouveau_oclass nve0_bsp_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,13 +0,0 @@
|
|||
#ifndef __NOUVEAU_COPY_H__
|
||||
#define __NOUVEAU_COPY_H__
|
||||
|
||||
void nva3_copy_intr(struct nouveau_subdev *);
|
||||
|
||||
extern struct nouveau_oclass nva3_copy_oclass;
|
||||
extern struct nouveau_oclass nvc0_copy0_oclass;
|
||||
extern struct nouveau_oclass nvc0_copy1_oclass;
|
||||
extern struct nouveau_oclass nve0_copy0_oclass;
|
||||
extern struct nouveau_oclass nve0_copy1_oclass;
|
||||
extern struct nouveau_oclass nve0_copy2_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,7 +0,0 @@
|
|||
#ifndef __NOUVEAU_CRYPT_H__
|
||||
#define __NOUVEAU_CRYPT_H__
|
||||
|
||||
extern struct nouveau_oclass nv84_crypt_oclass;
|
||||
extern struct nouveau_oclass nv98_crypt_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,36 +0,0 @@
|
|||
#ifndef __NOUVEAU_DISP_H__
|
||||
#define __NOUVEAU_DISP_H__
|
||||
|
||||
#include <core/object.h>
|
||||
#include <core/engine.h>
|
||||
#include <core/device.h>
|
||||
#include <core/event.h>
|
||||
|
||||
struct nouveau_disp {
|
||||
struct nouveau_engine base;
|
||||
|
||||
struct list_head outp;
|
||||
|
||||
struct nvkm_event hpd;
|
||||
struct nvkm_event vblank;
|
||||
};
|
||||
|
||||
static inline struct nouveau_disp *
|
||||
nouveau_disp(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_ENGINE_DISP];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *nv04_disp_oclass;
|
||||
extern struct nouveau_oclass *nv50_disp_oclass;
|
||||
extern struct nouveau_oclass *nv84_disp_oclass;
|
||||
extern struct nouveau_oclass *nva0_disp_oclass;
|
||||
extern struct nouveau_oclass *nv94_disp_oclass;
|
||||
extern struct nouveau_oclass *nva3_disp_oclass;
|
||||
extern struct nouveau_oclass *nvd0_disp_oclass;
|
||||
extern struct nouveau_oclass *nve0_disp_oclass;
|
||||
extern struct nouveau_oclass *nvf0_disp_oclass;
|
||||
extern struct nouveau_oclass *gm107_disp_oclass;
|
||||
extern struct nouveau_oclass *gm204_disp_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,31 +0,0 @@
|
|||
#ifndef __NOUVEAU_DMAOBJ_H__
|
||||
#define __NOUVEAU_DMAOBJ_H__
|
||||
|
||||
#include <core/object.h>
|
||||
#include <core/engine.h>
|
||||
|
||||
struct nouveau_gpuobj;
|
||||
|
||||
struct nouveau_dmaobj {
|
||||
struct nouveau_object base;
|
||||
u32 target;
|
||||
u32 access;
|
||||
u64 start;
|
||||
u64 limit;
|
||||
};
|
||||
|
||||
struct nouveau_dmaeng {
|
||||
struct nouveau_engine base;
|
||||
|
||||
/* creates a "physical" dma object from a struct nouveau_dmaobj */
|
||||
int (*bind)(struct nouveau_dmaobj *dmaobj,
|
||||
struct nouveau_object *parent,
|
||||
struct nouveau_gpuobj **);
|
||||
};
|
||||
|
||||
extern struct nouveau_oclass *nv04_dmaeng_oclass;
|
||||
extern struct nouveau_oclass *nv50_dmaeng_oclass;
|
||||
extern struct nouveau_oclass *nvc0_dmaeng_oclass;
|
||||
extern struct nouveau_oclass *nvd0_dmaeng_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,83 +0,0 @@
|
|||
#ifndef __NOUVEAU_FALCON_H__
|
||||
#define __NOUVEAU_FALCON_H__
|
||||
|
||||
#include <core/engine.h>
|
||||
#include <core/engctx.h>
|
||||
#include <core/gpuobj.h>
|
||||
|
||||
struct nouveau_falcon_chan {
|
||||
struct nouveau_engctx base;
|
||||
};
|
||||
|
||||
#define nouveau_falcon_context_create(p,e,c,g,s,a,f,d) \
|
||||
nouveau_engctx_create((p), (e), (c), (g), (s), (a), (f), (d))
|
||||
#define nouveau_falcon_context_destroy(d) \
|
||||
nouveau_engctx_destroy(&(d)->base)
|
||||
#define nouveau_falcon_context_init(d) \
|
||||
nouveau_engctx_init(&(d)->base)
|
||||
#define nouveau_falcon_context_fini(d,s) \
|
||||
nouveau_engctx_fini(&(d)->base, (s))
|
||||
|
||||
#define _nouveau_falcon_context_ctor _nouveau_engctx_ctor
|
||||
#define _nouveau_falcon_context_dtor _nouveau_engctx_dtor
|
||||
#define _nouveau_falcon_context_init _nouveau_engctx_init
|
||||
#define _nouveau_falcon_context_fini _nouveau_engctx_fini
|
||||
#define _nouveau_falcon_context_rd32 _nouveau_engctx_rd32
|
||||
#define _nouveau_falcon_context_wr32 _nouveau_engctx_wr32
|
||||
|
||||
struct nouveau_falcon_data {
|
||||
bool external;
|
||||
};
|
||||
|
||||
struct nouveau_falcon {
|
||||
struct nouveau_engine base;
|
||||
|
||||
u32 addr;
|
||||
u8 version;
|
||||
u8 secret;
|
||||
|
||||
struct nouveau_gpuobj *core;
|
||||
bool external;
|
||||
|
||||
struct {
|
||||
u32 limit;
|
||||
u32 *data;
|
||||
u32 size;
|
||||
} code;
|
||||
|
||||
struct {
|
||||
u32 limit;
|
||||
u32 *data;
|
||||
u32 size;
|
||||
} data;
|
||||
};
|
||||
|
||||
#define nv_falcon(priv) (&(priv)->base)
|
||||
|
||||
#define nouveau_falcon_create(p,e,c,b,d,i,f,r) \
|
||||
nouveau_falcon_create_((p), (e), (c), (b), (d), (i), (f), \
|
||||
sizeof(**r),(void **)r)
|
||||
#define nouveau_falcon_destroy(p) \
|
||||
nouveau_engine_destroy(&(p)->base)
|
||||
#define nouveau_falcon_init(p) ({ \
|
||||
struct nouveau_falcon *falcon = (p); \
|
||||
_nouveau_falcon_init(nv_object(falcon)); \
|
||||
})
|
||||
#define nouveau_falcon_fini(p,s) ({ \
|
||||
struct nouveau_falcon *falcon = (p); \
|
||||
_nouveau_falcon_fini(nv_object(falcon), (s)); \
|
||||
})
|
||||
|
||||
int nouveau_falcon_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, u32, bool, const char *,
|
||||
const char *, int, void **);
|
||||
|
||||
void nouveau_falcon_intr(struct nouveau_subdev *subdev);
|
||||
|
||||
#define _nouveau_falcon_dtor _nouveau_engine_dtor
|
||||
int _nouveau_falcon_init(struct nouveau_object *);
|
||||
int _nouveau_falcon_fini(struct nouveau_object *, bool);
|
||||
u32 _nouveau_falcon_rd32(struct nouveau_object *, u64);
|
||||
void _nouveau_falcon_wr32(struct nouveau_object *, u64, u32);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,126 +0,0 @@
|
|||
#ifndef __NOUVEAU_FIFO_H__
|
||||
#define __NOUVEAU_FIFO_H__
|
||||
|
||||
#include <core/namedb.h>
|
||||
#include <core/gpuobj.h>
|
||||
#include <core/engine.h>
|
||||
#include <core/event.h>
|
||||
|
||||
struct nouveau_fifo_chan {
|
||||
struct nouveau_namedb base;
|
||||
struct nouveau_dmaobj *pushdma;
|
||||
struct nouveau_gpuobj *pushgpu;
|
||||
void __iomem *user;
|
||||
u64 addr;
|
||||
u32 size;
|
||||
u16 chid;
|
||||
atomic_t refcnt; /* NV04_NVSW_SET_REF */
|
||||
};
|
||||
|
||||
static inline struct nouveau_fifo_chan *
|
||||
nouveau_fifo_chan(void *obj)
|
||||
{
|
||||
return (void *)nv_namedb(obj);
|
||||
}
|
||||
|
||||
#define nouveau_fifo_channel_create(p,e,c,b,a,s,n,m,d) \
|
||||
nouveau_fifo_channel_create_((p), (e), (c), (b), (a), (s), (n), \
|
||||
(m), sizeof(**d), (void **)d)
|
||||
#define nouveau_fifo_channel_init(p) \
|
||||
nouveau_namedb_init(&(p)->base)
|
||||
#define nouveau_fifo_channel_fini(p,s) \
|
||||
nouveau_namedb_fini(&(p)->base, (s))
|
||||
|
||||
int nouveau_fifo_channel_create_(struct nouveau_object *,
|
||||
struct nouveau_object *,
|
||||
struct nouveau_oclass *,
|
||||
int bar, u32 addr, u32 size, u32 push,
|
||||
u64 engmask, int len, void **);
|
||||
void nouveau_fifo_channel_destroy(struct nouveau_fifo_chan *);
|
||||
|
||||
#define _nouveau_fifo_channel_init _nouveau_namedb_init
|
||||
#define _nouveau_fifo_channel_fini _nouveau_namedb_fini
|
||||
|
||||
void _nouveau_fifo_channel_dtor(struct nouveau_object *);
|
||||
int _nouveau_fifo_channel_map(struct nouveau_object *, u64 *, u32 *);
|
||||
u32 _nouveau_fifo_channel_rd32(struct nouveau_object *, u64);
|
||||
void _nouveau_fifo_channel_wr32(struct nouveau_object *, u64, u32);
|
||||
int _nouveau_fifo_channel_ntfy(struct nouveau_object *, u32, struct nvkm_event **);
|
||||
|
||||
struct nouveau_fifo_base {
|
||||
struct nouveau_gpuobj base;
|
||||
};
|
||||
|
||||
#define nouveau_fifo_context_create(p,e,c,g,s,a,f,d) \
|
||||
nouveau_gpuobj_create((p), (e), (c), 0, (g), (s), (a), (f), (d))
|
||||
#define nouveau_fifo_context_destroy(p) \
|
||||
nouveau_gpuobj_destroy(&(p)->base)
|
||||
#define nouveau_fifo_context_init(p) \
|
||||
nouveau_gpuobj_init(&(p)->base)
|
||||
#define nouveau_fifo_context_fini(p,s) \
|
||||
nouveau_gpuobj_fini(&(p)->base, (s))
|
||||
|
||||
#define _nouveau_fifo_context_dtor _nouveau_gpuobj_dtor
|
||||
#define _nouveau_fifo_context_init _nouveau_gpuobj_init
|
||||
#define _nouveau_fifo_context_fini _nouveau_gpuobj_fini
|
||||
#define _nouveau_fifo_context_rd32 _nouveau_gpuobj_rd32
|
||||
#define _nouveau_fifo_context_wr32 _nouveau_gpuobj_wr32
|
||||
|
||||
struct nouveau_fifo {
|
||||
struct nouveau_engine base;
|
||||
|
||||
struct nvkm_event cevent; /* channel creation event */
|
||||
struct nvkm_event uevent; /* async user trigger */
|
||||
|
||||
struct nouveau_object **channel;
|
||||
spinlock_t lock;
|
||||
u16 min;
|
||||
u16 max;
|
||||
|
||||
int (*chid)(struct nouveau_fifo *, struct nouveau_object *);
|
||||
void (*pause)(struct nouveau_fifo *, unsigned long *);
|
||||
void (*start)(struct nouveau_fifo *, unsigned long *);
|
||||
};
|
||||
|
||||
static inline struct nouveau_fifo *
|
||||
nouveau_fifo(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_ENGINE_FIFO];
|
||||
}
|
||||
|
||||
#define nouveau_fifo_create(o,e,c,fc,lc,d) \
|
||||
nouveau_fifo_create_((o), (e), (c), (fc), (lc), sizeof(**d), (void **)d)
|
||||
#define nouveau_fifo_init(p) \
|
||||
nouveau_engine_init(&(p)->base)
|
||||
#define nouveau_fifo_fini(p,s) \
|
||||
nouveau_engine_fini(&(p)->base, (s))
|
||||
|
||||
int nouveau_fifo_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, int min, int max,
|
||||
int size, void **);
|
||||
void nouveau_fifo_destroy(struct nouveau_fifo *);
|
||||
const char *
|
||||
nouveau_client_name_for_fifo_chid(struct nouveau_fifo *fifo, u32 chid);
|
||||
|
||||
#define _nouveau_fifo_init _nouveau_engine_init
|
||||
#define _nouveau_fifo_fini _nouveau_engine_fini
|
||||
|
||||
extern struct nouveau_oclass *nv04_fifo_oclass;
|
||||
extern struct nouveau_oclass *nv10_fifo_oclass;
|
||||
extern struct nouveau_oclass *nv17_fifo_oclass;
|
||||
extern struct nouveau_oclass *nv40_fifo_oclass;
|
||||
extern struct nouveau_oclass *nv50_fifo_oclass;
|
||||
extern struct nouveau_oclass *nv84_fifo_oclass;
|
||||
extern struct nouveau_oclass *nvc0_fifo_oclass;
|
||||
extern struct nouveau_oclass *nve0_fifo_oclass;
|
||||
extern struct nouveau_oclass *gk20a_fifo_oclass;
|
||||
extern struct nouveau_oclass *nv108_fifo_oclass;
|
||||
|
||||
int nouveau_fifo_uevent_ctor(struct nouveau_object *, void *, u32,
|
||||
struct nvkm_notify *);
|
||||
void nouveau_fifo_uevent(struct nouveau_fifo *);
|
||||
|
||||
void nv04_fifo_intr(struct nouveau_subdev *);
|
||||
int nv04_fifo_context_attach(struct nouveau_object *, struct nouveau_object *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,86 +0,0 @@
|
|||
#ifndef __NOUVEAU_GRAPH_H__
|
||||
#define __NOUVEAU_GRAPH_H__
|
||||
|
||||
#include <core/engine.h>
|
||||
#include <core/engctx.h>
|
||||
#include <core/enum.h>
|
||||
|
||||
struct nouveau_graph_chan {
|
||||
struct nouveau_engctx base;
|
||||
};
|
||||
|
||||
#define nouveau_graph_context_create(p,e,c,g,s,a,f,d) \
|
||||
nouveau_engctx_create((p), (e), (c), (g), (s), (a), (f), (d))
|
||||
#define nouveau_graph_context_destroy(d) \
|
||||
nouveau_engctx_destroy(&(d)->base)
|
||||
#define nouveau_graph_context_init(d) \
|
||||
nouveau_engctx_init(&(d)->base)
|
||||
#define nouveau_graph_context_fini(d,s) \
|
||||
nouveau_engctx_fini(&(d)->base, (s))
|
||||
|
||||
#define _nouveau_graph_context_dtor _nouveau_engctx_dtor
|
||||
#define _nouveau_graph_context_init _nouveau_engctx_init
|
||||
#define _nouveau_graph_context_fini _nouveau_engctx_fini
|
||||
#define _nouveau_graph_context_rd32 _nouveau_engctx_rd32
|
||||
#define _nouveau_graph_context_wr32 _nouveau_engctx_wr32
|
||||
|
||||
struct nouveau_graph {
|
||||
struct nouveau_engine base;
|
||||
|
||||
/* Returns chipset-specific counts of units packed into an u64.
|
||||
*/
|
||||
u64 (*units)(struct nouveau_graph *);
|
||||
};
|
||||
|
||||
static inline struct nouveau_graph *
|
||||
nouveau_graph(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_ENGINE_GR];
|
||||
}
|
||||
|
||||
#define nouveau_graph_create(p,e,c,y,d) \
|
||||
nouveau_engine_create((p), (e), (c), (y), "PGRAPH", "graphics", (d))
|
||||
#define nouveau_graph_destroy(d) \
|
||||
nouveau_engine_destroy(&(d)->base)
|
||||
#define nouveau_graph_init(d) \
|
||||
nouveau_engine_init(&(d)->base)
|
||||
#define nouveau_graph_fini(d,s) \
|
||||
nouveau_engine_fini(&(d)->base, (s))
|
||||
|
||||
#define _nouveau_graph_dtor _nouveau_engine_dtor
|
||||
#define _nouveau_graph_init _nouveau_engine_init
|
||||
#define _nouveau_graph_fini _nouveau_engine_fini
|
||||
|
||||
extern struct nouveau_oclass nv04_graph_oclass;
|
||||
extern struct nouveau_oclass nv10_graph_oclass;
|
||||
extern struct nouveau_oclass nv20_graph_oclass;
|
||||
extern struct nouveau_oclass nv25_graph_oclass;
|
||||
extern struct nouveau_oclass nv2a_graph_oclass;
|
||||
extern struct nouveau_oclass nv30_graph_oclass;
|
||||
extern struct nouveau_oclass nv34_graph_oclass;
|
||||
extern struct nouveau_oclass nv35_graph_oclass;
|
||||
extern struct nouveau_oclass nv40_graph_oclass;
|
||||
extern struct nouveau_oclass nv50_graph_oclass;
|
||||
extern struct nouveau_oclass *nvc0_graph_oclass;
|
||||
extern struct nouveau_oclass *nvc1_graph_oclass;
|
||||
extern struct nouveau_oclass *nvc4_graph_oclass;
|
||||
extern struct nouveau_oclass *nvc8_graph_oclass;
|
||||
extern struct nouveau_oclass *nvd7_graph_oclass;
|
||||
extern struct nouveau_oclass *nvd9_graph_oclass;
|
||||
extern struct nouveau_oclass *nve4_graph_oclass;
|
||||
extern struct nouveau_oclass *gk20a_graph_oclass;
|
||||
extern struct nouveau_oclass *nvf0_graph_oclass;
|
||||
extern struct nouveau_oclass *gk110b_graph_oclass;
|
||||
extern struct nouveau_oclass *nv108_graph_oclass;
|
||||
extern struct nouveau_oclass *gm107_graph_oclass;
|
||||
|
||||
extern const struct nouveau_bitfield nv04_graph_nsource[];
|
||||
extern struct nouveau_ofuncs nv04_graph_ofuncs;
|
||||
bool nv04_graph_idle(void *obj);
|
||||
|
||||
extern const struct nouveau_bitfield nv10_graph_intr_name[];
|
||||
extern const struct nouveau_bitfield nv10_graph_nstatus[];
|
||||
|
||||
extern const struct nouveau_enum nv50_data_error_names[];
|
||||
|
||||
#endif
|
||||
|
|
@ -1,63 +0,0 @@
|
|||
#ifndef __NOUVEAU_MPEG_H__
|
||||
#define __NOUVEAU_MPEG_H__
|
||||
|
||||
#include <core/engine.h>
|
||||
#include <core/engctx.h>
|
||||
|
||||
struct nouveau_mpeg_chan {
|
||||
struct nouveau_engctx base;
|
||||
};
|
||||
|
||||
#define nouveau_mpeg_context_create(p,e,c,g,s,a,f,d) \
|
||||
nouveau_engctx_create((p), (e), (c), (g), (s), (a), (f), (d))
|
||||
#define nouveau_mpeg_context_destroy(d) \
|
||||
nouveau_engctx_destroy(&(d)->base)
|
||||
#define nouveau_mpeg_context_init(d) \
|
||||
nouveau_engctx_init(&(d)->base)
|
||||
#define nouveau_mpeg_context_fini(d,s) \
|
||||
nouveau_engctx_fini(&(d)->base, (s))
|
||||
|
||||
#define _nouveau_mpeg_context_dtor _nouveau_engctx_dtor
|
||||
#define _nouveau_mpeg_context_init _nouveau_engctx_init
|
||||
#define _nouveau_mpeg_context_fini _nouveau_engctx_fini
|
||||
#define _nouveau_mpeg_context_rd32 _nouveau_engctx_rd32
|
||||
#define _nouveau_mpeg_context_wr32 _nouveau_engctx_wr32
|
||||
|
||||
struct nouveau_mpeg {
|
||||
struct nouveau_engine base;
|
||||
};
|
||||
|
||||
#define nouveau_mpeg_create(p,e,c,d) \
|
||||
nouveau_engine_create((p), (e), (c), true, "PMPEG", "mpeg", (d))
|
||||
#define nouveau_mpeg_destroy(d) \
|
||||
nouveau_engine_destroy(&(d)->base)
|
||||
#define nouveau_mpeg_init(d) \
|
||||
nouveau_engine_init(&(d)->base)
|
||||
#define nouveau_mpeg_fini(d,s) \
|
||||
nouveau_engine_fini(&(d)->base, (s))
|
||||
|
||||
#define _nouveau_mpeg_dtor _nouveau_engine_dtor
|
||||
#define _nouveau_mpeg_init _nouveau_engine_init
|
||||
#define _nouveau_mpeg_fini _nouveau_engine_fini
|
||||
|
||||
extern struct nouveau_oclass nv31_mpeg_oclass;
|
||||
extern struct nouveau_oclass nv40_mpeg_oclass;
|
||||
extern struct nouveau_oclass nv44_mpeg_oclass;
|
||||
extern struct nouveau_oclass nv50_mpeg_oclass;
|
||||
extern struct nouveau_oclass nv84_mpeg_oclass;
|
||||
extern struct nouveau_ofuncs nv31_mpeg_ofuncs;
|
||||
extern struct nouveau_oclass nv31_mpeg_cclass;
|
||||
extern struct nouveau_oclass nv31_mpeg_sclass[];
|
||||
extern struct nouveau_oclass nv40_mpeg_sclass[];
|
||||
void nv31_mpeg_intr(struct nouveau_subdev *);
|
||||
void nv31_mpeg_tile_prog(struct nouveau_engine *, int);
|
||||
int nv31_mpeg_init(struct nouveau_object *);
|
||||
|
||||
extern struct nouveau_ofuncs nv50_mpeg_ofuncs;
|
||||
int nv50_mpeg_context_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
void nv50_mpeg_intr(struct nouveau_subdev *);
|
||||
int nv50_mpeg_init(struct nouveau_object *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,38 +0,0 @@
|
|||
#ifndef __NVKM_PERFMON_H__
|
||||
#define __NVKM_PERFMON_H__
|
||||
|
||||
#include <core/device.h>
|
||||
#include <core/engine.h>
|
||||
#include <core/engctx.h>
|
||||
|
||||
struct nouveau_perfdom;
|
||||
struct nouveau_perfctr;
|
||||
struct nouveau_perfmon {
|
||||
struct nouveau_engine base;
|
||||
|
||||
struct nouveau_perfctx *context;
|
||||
void *profile_data;
|
||||
|
||||
struct list_head domains;
|
||||
u32 sequence;
|
||||
|
||||
/*XXX: temp for daemon backend */
|
||||
u32 pwr[8];
|
||||
u32 last;
|
||||
};
|
||||
|
||||
static inline struct nouveau_perfmon *
|
||||
nouveau_perfmon(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_ENGINE_PERFMON];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *nv40_perfmon_oclass;
|
||||
extern struct nouveau_oclass *nv50_perfmon_oclass;
|
||||
extern struct nouveau_oclass *nv84_perfmon_oclass;
|
||||
extern struct nouveau_oclass *nva3_perfmon_oclass;
|
||||
extern struct nouveau_oclass nvc0_perfmon_oclass;
|
||||
extern struct nouveau_oclass nve0_perfmon_oclass;
|
||||
extern struct nouveau_oclass nvf0_perfmon_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,7 +0,0 @@
|
|||
#ifndef __NOUVEAU_PPP_H__
|
||||
#define __NOUVEAU_PPP_H__
|
||||
|
||||
extern struct nouveau_oclass nv98_ppp_oclass;
|
||||
extern struct nouveau_oclass nvc0_ppp_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,51 +0,0 @@
|
|||
#ifndef __NOUVEAU_SOFTWARE_H__
|
||||
#define __NOUVEAU_SOFTWARE_H__
|
||||
|
||||
#include <core/engine.h>
|
||||
#include <core/engctx.h>
|
||||
|
||||
struct nouveau_software_chan {
|
||||
struct nouveau_engctx base;
|
||||
|
||||
int (*flip)(void *);
|
||||
void *flip_data;
|
||||
};
|
||||
|
||||
#define nouveau_software_context_create(p,e,c,d) \
|
||||
nouveau_engctx_create((p), (e), (c), (p), 0, 0, 0, (d))
|
||||
#define nouveau_software_context_destroy(d) \
|
||||
nouveau_engctx_destroy(&(d)->base)
|
||||
#define nouveau_software_context_init(d) \
|
||||
nouveau_engctx_init(&(d)->base)
|
||||
#define nouveau_software_context_fini(d,s) \
|
||||
nouveau_engctx_fini(&(d)->base, (s))
|
||||
|
||||
#define _nouveau_software_context_dtor _nouveau_engctx_dtor
|
||||
#define _nouveau_software_context_init _nouveau_engctx_init
|
||||
#define _nouveau_software_context_fini _nouveau_engctx_fini
|
||||
|
||||
struct nouveau_software {
|
||||
struct nouveau_engine base;
|
||||
};
|
||||
|
||||
#define nouveau_software_create(p,e,c,d) \
|
||||
nouveau_engine_create((p), (e), (c), true, "SW", "software", (d))
|
||||
#define nouveau_software_destroy(d) \
|
||||
nouveau_engine_destroy(&(d)->base)
|
||||
#define nouveau_software_init(d) \
|
||||
nouveau_engine_init(&(d)->base)
|
||||
#define nouveau_software_fini(d,s) \
|
||||
nouveau_engine_fini(&(d)->base, (s))
|
||||
|
||||
#define _nouveau_software_dtor _nouveau_engine_dtor
|
||||
#define _nouveau_software_init _nouveau_engine_init
|
||||
#define _nouveau_software_fini _nouveau_engine_fini
|
||||
|
||||
extern struct nouveau_oclass *nv04_software_oclass;
|
||||
extern struct nouveau_oclass *nv10_software_oclass;
|
||||
extern struct nouveau_oclass *nv50_software_oclass;
|
||||
extern struct nouveau_oclass *nvc0_software_oclass;
|
||||
|
||||
void nv04_software_intr(struct nouveau_subdev *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
#ifndef __NOUVEAU_VP_H__
|
||||
#define __NOUVEAU_VP_H__
|
||||
|
||||
extern struct nouveau_oclass nv84_vp_oclass;
|
||||
extern struct nouveau_oclass nv98_vp_oclass;
|
||||
extern struct nouveau_oclass nvc0_vp_oclass;
|
||||
extern struct nouveau_oclass nve0_vp_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,38 +0,0 @@
|
|||
#ifndef __NOUVEAU_XTENSA_H__
|
||||
#define __NOUVEAU_XTENSA_H__
|
||||
|
||||
#include <core/engine.h>
|
||||
#include <core/engctx.h>
|
||||
#include <core/gpuobj.h>
|
||||
|
||||
struct nouveau_xtensa {
|
||||
struct nouveau_engine base;
|
||||
|
||||
u32 addr;
|
||||
struct nouveau_gpuobj *gpu_fw;
|
||||
u32 fifo_val;
|
||||
u32 unkd28;
|
||||
};
|
||||
|
||||
#define nouveau_xtensa_create(p,e,c,b,d,i,f,r) \
|
||||
nouveau_xtensa_create_((p), (e), (c), (b), (d), (i), (f), \
|
||||
sizeof(**r),(void **)r)
|
||||
|
||||
int _nouveau_xtensa_engctx_ctor(struct nouveau_object *,
|
||||
struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
|
||||
void _nouveau_xtensa_intr(struct nouveau_subdev *);
|
||||
int nouveau_xtensa_create_(struct nouveau_object *,
|
||||
struct nouveau_object *,
|
||||
struct nouveau_oclass *, u32, bool,
|
||||
const char *, const char *,
|
||||
int, void **);
|
||||
#define _nouveau_xtensa_dtor _nouveau_engine_dtor
|
||||
int _nouveau_xtensa_init(struct nouveau_object *);
|
||||
int _nouveau_xtensa_fini(struct nouveau_object *, bool);
|
||||
u32 _nouveau_xtensa_rd32(struct nouveau_object *, u64);
|
||||
void _nouveau_xtensa_wr32(struct nouveau_object *, u64, u32);
|
||||
|
||||
#endif
|
||||
|
|
@ -1 +0,0 @@
|
|||
../../../nvif/class.h
|
||||
|
|
@ -1 +0,0 @@
|
|||
../../../nvif/event.h
|
||||
|
|
@ -1 +0,0 @@
|
|||
../../../nvif/ioctl.h
|
||||
|
|
@ -1 +0,0 @@
|
|||
../../../nvif/unpack.h
|
||||
|
|
@ -1,37 +0,0 @@
|
|||
#ifndef __NOUVEAU_BAR_H__
|
||||
#define __NOUVEAU_BAR_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
struct nouveau_mem;
|
||||
struct nouveau_vma;
|
||||
|
||||
struct nouveau_bar {
|
||||
struct nouveau_subdev base;
|
||||
|
||||
int (*alloc)(struct nouveau_bar *, struct nouveau_object *,
|
||||
struct nouveau_mem *, struct nouveau_object **);
|
||||
|
||||
int (*kmap)(struct nouveau_bar *, struct nouveau_mem *,
|
||||
u32 flags, struct nouveau_vma *);
|
||||
int (*umap)(struct nouveau_bar *, struct nouveau_mem *,
|
||||
u32 flags, struct nouveau_vma *);
|
||||
void (*unmap)(struct nouveau_bar *, struct nouveau_vma *);
|
||||
void (*flush)(struct nouveau_bar *);
|
||||
|
||||
/* whether the BAR supports to be ioremapped WC or should be uncached */
|
||||
bool iomap_uncached;
|
||||
};
|
||||
|
||||
static inline struct nouveau_bar *
|
||||
nouveau_bar(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_BAR];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass nv50_bar_oclass;
|
||||
extern struct nouveau_oclass nvc0_bar_oclass;
|
||||
extern struct nouveau_oclass gk20a_bar_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,35 +0,0 @@
|
|||
#ifndef __NOUVEAU_BIOS_H__
|
||||
#define __NOUVEAU_BIOS_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
struct nouveau_bios {
|
||||
struct nouveau_subdev base;
|
||||
u32 size;
|
||||
u8 *data;
|
||||
|
||||
u32 bmp_offset;
|
||||
u32 bit_offset;
|
||||
|
||||
struct {
|
||||
u8 major;
|
||||
u8 chip;
|
||||
u8 minor;
|
||||
u8 micro;
|
||||
u8 patch;
|
||||
} version;
|
||||
};
|
||||
|
||||
static inline struct nouveau_bios *
|
||||
nouveau_bios(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_VBIOS];
|
||||
}
|
||||
|
||||
u8 nvbios_checksum(const u8 *data, int size);
|
||||
u16 nvbios_findstr(const u8 *data, int size, const char *str, int len);
|
||||
|
||||
extern struct nouveau_oclass nouveau_bios_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,32 +0,0 @@
|
|||
#ifndef __NVBIOS_M0205_H__
|
||||
#define __NVBIOS_M0205_H__
|
||||
|
||||
struct nvbios_M0205T {
|
||||
u16 freq;
|
||||
};
|
||||
|
||||
u32 nvbios_M0205Te(struct nouveau_bios *,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len, u8 *snr, u8 *ssz);
|
||||
u32 nvbios_M0205Tp(struct nouveau_bios *,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len, u8 *snr, u8 *ssz,
|
||||
struct nvbios_M0205T *);
|
||||
|
||||
struct nvbios_M0205E {
|
||||
u8 type;
|
||||
};
|
||||
|
||||
u32 nvbios_M0205Ee(struct nouveau_bios *, int idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
|
||||
u32 nvbios_M0205Ep(struct nouveau_bios *, int idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_M0205E *);
|
||||
|
||||
struct nvbios_M0205S {
|
||||
u8 data;
|
||||
};
|
||||
|
||||
u32 nvbios_M0205Se(struct nouveau_bios *, int ent, int idx, u8 *ver, u8 *hdr);
|
||||
u32 nvbios_M0205Sp(struct nouveau_bios *, int ent, int idx, u8 *ver, u8 *hdr,
|
||||
struct nvbios_M0205S *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,30 +0,0 @@
|
|||
#ifndef __NVBIOS_M0209_H__
|
||||
#define __NVBIOS_M0209_H__
|
||||
|
||||
u32 nvbios_M0209Te(struct nouveau_bios *,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len, u8 *snr, u8 *ssz);
|
||||
|
||||
struct nvbios_M0209E {
|
||||
u8 v00_40;
|
||||
u8 bits;
|
||||
u8 modulo;
|
||||
u8 v02_40;
|
||||
u8 v02_07;
|
||||
u8 v03;
|
||||
};
|
||||
|
||||
u32 nvbios_M0209Ee(struct nouveau_bios *, int idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
|
||||
u32 nvbios_M0209Ep(struct nouveau_bios *, int idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_M0209E *);
|
||||
|
||||
struct nvbios_M0209S {
|
||||
u32 data[0x200];
|
||||
};
|
||||
|
||||
u32 nvbios_M0209Se(struct nouveau_bios *, int ent, int idx, u8 *ver, u8 *hdr);
|
||||
u32 nvbios_M0209Sp(struct nouveau_bios *, int ent, int idx, u8 *ver, u8 *hdr,
|
||||
struct nvbios_M0209S *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,23 +0,0 @@
|
|||
#ifndef __NVBIOS_P0260_H__
|
||||
#define __NVBIOS_P0260_H__
|
||||
|
||||
u32 nvbios_P0260Te(struct nouveau_bios *,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len, u8 *xnr, u8 *xsz);
|
||||
|
||||
struct nvbios_P0260E {
|
||||
u32 data;
|
||||
};
|
||||
|
||||
u32 nvbios_P0260Ee(struct nouveau_bios *, int idx, u8 *ver, u8 *hdr);
|
||||
u32 nvbios_P0260Ep(struct nouveau_bios *, int idx, u8 *ver, u8 *hdr,
|
||||
struct nvbios_P0260E *);
|
||||
|
||||
struct nvbios_P0260X {
|
||||
u32 data;
|
||||
};
|
||||
|
||||
u32 nvbios_P0260Xe(struct nouveau_bios *, int idx, u8 *ver, u8 *hdr);
|
||||
u32 nvbios_P0260Xp(struct nouveau_bios *, int idx, u8 *ver, u8 *hdr,
|
||||
struct nvbios_P0260X *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,29 +0,0 @@
|
|||
#ifndef __NVBIOS_BOOST_H__
|
||||
#define __NVBIOS_BOOST_H__
|
||||
|
||||
u16 nvbios_boostTe(struct nouveau_bios *, u8 *, u8 *, u8 *, u8 *, u8 *, u8 *);
|
||||
|
||||
struct nvbios_boostE {
|
||||
u8 pstate;
|
||||
u32 min;
|
||||
u32 max;
|
||||
};
|
||||
|
||||
u16 nvbios_boostEe(struct nouveau_bios *, int idx, u8 *, u8 *, u8 *, u8 *);
|
||||
u16 nvbios_boostEp(struct nouveau_bios *, int idx, u8 *, u8 *, u8 *, u8 *,
|
||||
struct nvbios_boostE *);
|
||||
u16 nvbios_boostEm(struct nouveau_bios *, u8, u8 *, u8 *, u8 *, u8 *,
|
||||
struct nvbios_boostE *);
|
||||
|
||||
struct nvbios_boostS {
|
||||
u8 domain;
|
||||
u8 percent;
|
||||
u32 min;
|
||||
u32 max;
|
||||
};
|
||||
|
||||
u16 nvbios_boostSe(struct nouveau_bios *, int, u16, u8 *, u8 *, u8, u8);
|
||||
u16 nvbios_boostSp(struct nouveau_bios *, int, u16, u8 *, u8 *, u8, u8,
|
||||
struct nvbios_boostS *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,28 +0,0 @@
|
|||
#ifndef __NVBIOS_CSTEP_H__
|
||||
#define __NVBIOS_CSTEP_H__
|
||||
|
||||
u16 nvbios_cstepTe(struct nouveau_bios *,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len, u8 *xnr, u8 *xsz);
|
||||
|
||||
struct nvbios_cstepE {
|
||||
u8 pstate;
|
||||
u8 index;
|
||||
};
|
||||
|
||||
u16 nvbios_cstepEe(struct nouveau_bios *, int idx, u8 *ver, u8 *hdr);
|
||||
u16 nvbios_cstepEp(struct nouveau_bios *, int idx, u8 *ver, u8 *hdr,
|
||||
struct nvbios_cstepE *);
|
||||
u16 nvbios_cstepEm(struct nouveau_bios *, u8 pstate, u8 *ver, u8 *hdr,
|
||||
struct nvbios_cstepE *);
|
||||
|
||||
struct nvbios_cstepX {
|
||||
u32 freq;
|
||||
u8 unkn[2];
|
||||
u8 voltage;
|
||||
};
|
||||
|
||||
u16 nvbios_cstepXe(struct nouveau_bios *, int idx, u8 *ver, u8 *hdr);
|
||||
u16 nvbios_cstepXp(struct nouveau_bios *, int idx, u8 *ver, u8 *hdr,
|
||||
struct nvbios_cstepX *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,48 +0,0 @@
|
|||
#ifndef __NVBIOS_DISP_H__
|
||||
#define __NVBIOS_DISP_H__
|
||||
|
||||
u16 nvbios_disp_table(struct nouveau_bios *,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len, u8 *sub);
|
||||
|
||||
struct nvbios_disp {
|
||||
u16 data;
|
||||
};
|
||||
|
||||
u16 nvbios_disp_entry(struct nouveau_bios *, u8 idx,
|
||||
u8 *ver, u8 *hdr__, u8 *sub);
|
||||
u16 nvbios_disp_parse(struct nouveau_bios *, u8 idx,
|
||||
u8 *ver, u8 *hdr__, u8 *sub,
|
||||
struct nvbios_disp *);
|
||||
|
||||
struct nvbios_outp {
|
||||
u16 type;
|
||||
u16 mask;
|
||||
u16 script[3];
|
||||
};
|
||||
|
||||
u16 nvbios_outp_entry(struct nouveau_bios *, u8 idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
|
||||
u16 nvbios_outp_parse(struct nouveau_bios *, u8 idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_outp *);
|
||||
u16 nvbios_outp_match(struct nouveau_bios *, u16 type, u16 mask,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_outp *);
|
||||
|
||||
|
||||
struct nvbios_ocfg {
|
||||
u16 match;
|
||||
u16 clkcmp[2];
|
||||
};
|
||||
|
||||
u16 nvbios_ocfg_entry(struct nouveau_bios *, u16 outp, u8 idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
|
||||
u16 nvbios_ocfg_parse(struct nouveau_bios *, u16 outp, u8 idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_ocfg *);
|
||||
u16 nvbios_ocfg_match(struct nouveau_bios *, u16 outp, u16 type,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_ocfg *);
|
||||
u16 nvbios_oclk_match(struct nouveau_bios *, u16 cmp, u32 khz);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,35 +0,0 @@
|
|||
#ifndef __NVBIOS_DP_H__
|
||||
#define __NVBIOS_DP_H__
|
||||
|
||||
struct nvbios_dpout {
|
||||
u16 type;
|
||||
u16 mask;
|
||||
u8 flags;
|
||||
u32 script[5];
|
||||
u32 lnkcmp;
|
||||
};
|
||||
|
||||
u16 nvbios_dpout_parse(struct nouveau_bios *, u8 idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_dpout *);
|
||||
u16 nvbios_dpout_match(struct nouveau_bios *, u16 type, u16 mask,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_dpout *);
|
||||
|
||||
struct nvbios_dpcfg {
|
||||
u8 pc;
|
||||
u8 dc;
|
||||
u8 pe;
|
||||
u8 tx_pu;
|
||||
};
|
||||
|
||||
u16
|
||||
nvbios_dpcfg_parse(struct nouveau_bios *, u16 outp, u8 idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_dpcfg *);
|
||||
u16
|
||||
nvbios_dpcfg_match(struct nouveau_bios *, u16 outp, u8 pc, u8 vs, u8 pe,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_dpcfg *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
#ifndef __NVBIOS_MXM_H__
|
||||
#define __NVBIOS_MXM_H__
|
||||
|
||||
u16 mxm_table(struct nouveau_bios *, u8 *ver, u8 *hdr);
|
||||
|
||||
u8 mxm_sor_map(struct nouveau_bios *, u8 conn);
|
||||
u8 mxm_ddc_map(struct nouveau_bios *, u8 port);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,12 +0,0 @@
|
|||
#ifndef __NVBIOS_NPDE_H__
|
||||
#define __NVBIOS_NPDE_H__
|
||||
|
||||
struct nvbios_npdeT {
|
||||
u32 image_size;
|
||||
bool last;
|
||||
};
|
||||
|
||||
u32 nvbios_npdeTe(struct nouveau_bios *, u32);
|
||||
u32 nvbios_npdeTp(struct nouveau_bios *, u32, struct nvbios_npdeT *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,26 +0,0 @@
|
|||
#ifndef __NVBIOS_RAMMAP_H__
|
||||
#define __NVBIOS_RAMMAP_H__
|
||||
|
||||
struct nvbios_ramcfg;
|
||||
|
||||
u32 nvbios_rammapTe(struct nouveau_bios *, u8 *ver, u8 *hdr,
|
||||
u8 *cnt, u8 *len, u8 *snr, u8 *ssz);
|
||||
|
||||
u32 nvbios_rammapEe(struct nouveau_bios *, int idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
|
||||
u32 nvbios_rammapEp(struct nouveau_bios *, int idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_ramcfg *);
|
||||
u32 nvbios_rammapEm(struct nouveau_bios *, u16 mhz,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_ramcfg *);
|
||||
|
||||
u32 nvbios_rammapSe(struct nouveau_bios *, u32 data,
|
||||
u8 ever, u8 ehdr, u8 ecnt, u8 elen, int idx,
|
||||
u8 *ver, u8 *hdr);
|
||||
u32 nvbios_rammapSp(struct nouveau_bios *, u32 data,
|
||||
u8 ever, u8 ehdr, u8 ecnt, u8 elen, int idx,
|
||||
u8 *ver, u8 *hdr,
|
||||
struct nvbios_ramcfg *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,14 +0,0 @@
|
|||
#ifndef __NVBIOS_TIMING_H__
|
||||
#define __NVBIOS_TIMING_H__
|
||||
|
||||
struct nvbios_ramcfg;
|
||||
|
||||
u16 nvbios_timingTe(struct nouveau_bios *,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len, u8 *snr, u8 *ssz);
|
||||
u16 nvbios_timingEe(struct nouveau_bios *, int idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
|
||||
u16 nvbios_timingEp(struct nouveau_bios *, int idx,
|
||||
u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_ramcfg *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,25 +0,0 @@
|
|||
#ifndef __NVBIOS_VMAP_H__
|
||||
#define __NVBIOS_VMAP_H__
|
||||
|
||||
struct nouveau_bios;
|
||||
|
||||
struct nvbios_vmap {
|
||||
};
|
||||
|
||||
u16 nvbios_vmap_table(struct nouveau_bios *, u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
|
||||
u16 nvbios_vmap_parse(struct nouveau_bios *, u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_vmap *);
|
||||
|
||||
struct nvbios_vmap_entry {
|
||||
u8 unk0;
|
||||
u8 link;
|
||||
u32 min;
|
||||
u32 max;
|
||||
s32 arg[6];
|
||||
};
|
||||
|
||||
u16 nvbios_vmap_entry(struct nouveau_bios *, int idx, u8 *ver, u8 *len);
|
||||
u16 nvbios_vmap_entry_parse(struct nouveau_bios *, int idx, u8 *ver, u8 *len,
|
||||
struct nvbios_vmap_entry *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,27 +0,0 @@
|
|||
#ifndef __NVBIOS_VOLT_H__
|
||||
#define __NVBIOS_VOLT_H__
|
||||
|
||||
struct nouveau_bios;
|
||||
|
||||
struct nvbios_volt {
|
||||
u8 vidmask;
|
||||
u32 min;
|
||||
u32 max;
|
||||
u32 base;
|
||||
s16 step;
|
||||
};
|
||||
|
||||
u16 nvbios_volt_table(struct nouveau_bios *, u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
|
||||
u16 nvbios_volt_parse(struct nouveau_bios *, u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
|
||||
struct nvbios_volt *);
|
||||
|
||||
struct nvbios_volt_entry {
|
||||
u32 voltage;
|
||||
u8 vid;
|
||||
};
|
||||
|
||||
u16 nvbios_volt_entry(struct nouveau_bios *, int idx, u8 *ver, u8 *len);
|
||||
u16 nvbios_volt_entry_parse(struct nouveau_bios *, int idx, u8 *ver, u8 *len,
|
||||
struct nvbios_volt_entry *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,53 +0,0 @@
|
|||
#ifndef __NOUVEAU_BUS_H__
|
||||
#define __NOUVEAU_BUS_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
struct nouveau_bus_intr {
|
||||
u32 stat;
|
||||
u32 unit;
|
||||
};
|
||||
|
||||
struct nouveau_bus {
|
||||
struct nouveau_subdev base;
|
||||
int (*hwsq_exec)(struct nouveau_bus *, u32 *, u32);
|
||||
u32 hwsq_size;
|
||||
};
|
||||
|
||||
static inline struct nouveau_bus *
|
||||
nouveau_bus(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_BUS];
|
||||
}
|
||||
|
||||
#define nouveau_bus_create(p, e, o, d) \
|
||||
nouveau_subdev_create_((p), (e), (o), 0, "PBUS", "master", \
|
||||
sizeof(**d), (void **)d)
|
||||
#define nouveau_bus_destroy(p) \
|
||||
nouveau_subdev_destroy(&(p)->base)
|
||||
#define nouveau_bus_init(p) \
|
||||
nouveau_subdev_init(&(p)->base)
|
||||
#define nouveau_bus_fini(p, s) \
|
||||
nouveau_subdev_fini(&(p)->base, (s))
|
||||
|
||||
#define _nouveau_bus_dtor _nouveau_subdev_dtor
|
||||
#define _nouveau_bus_init _nouveau_subdev_init
|
||||
#define _nouveau_bus_fini _nouveau_subdev_fini
|
||||
|
||||
extern struct nouveau_oclass *nv04_bus_oclass;
|
||||
extern struct nouveau_oclass *nv31_bus_oclass;
|
||||
extern struct nouveau_oclass *nv50_bus_oclass;
|
||||
extern struct nouveau_oclass *nv94_bus_oclass;
|
||||
extern struct nouveau_oclass *nvc0_bus_oclass;
|
||||
|
||||
/* interface to sequencer */
|
||||
struct nouveau_hwsq;
|
||||
int nouveau_hwsq_init(struct nouveau_bus *, struct nouveau_hwsq **);
|
||||
int nouveau_hwsq_fini(struct nouveau_hwsq **, bool exec);
|
||||
void nouveau_hwsq_wr32(struct nouveau_hwsq *, u32 addr, u32 data);
|
||||
void nouveau_hwsq_setf(struct nouveau_hwsq *, u8 flag, int data);
|
||||
void nouveau_hwsq_wait(struct nouveau_hwsq *, u8 flag, u8 data);
|
||||
void nouveau_hwsq_nsec(struct nouveau_hwsq *, u32 nsec);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,166 +0,0 @@
|
|||
#ifndef __NOUVEAU_CLOCK_H__
|
||||
#define __NOUVEAU_CLOCK_H__
|
||||
|
||||
#include <core/device.h>
|
||||
#include <core/subdev.h>
|
||||
|
||||
struct nouveau_pll_vals;
|
||||
struct nvbios_pll;
|
||||
|
||||
enum nv_clk_src {
|
||||
nv_clk_src_crystal,
|
||||
nv_clk_src_href,
|
||||
|
||||
nv_clk_src_hclk,
|
||||
nv_clk_src_hclkm3,
|
||||
nv_clk_src_hclkm3d2,
|
||||
nv_clk_src_hclkm2d3, /* NVAA */
|
||||
nv_clk_src_hclkm4, /* NVAA */
|
||||
nv_clk_src_cclk, /* NVAA */
|
||||
|
||||
nv_clk_src_host,
|
||||
|
||||
nv_clk_src_sppll0,
|
||||
nv_clk_src_sppll1,
|
||||
|
||||
nv_clk_src_mpllsrcref,
|
||||
nv_clk_src_mpllsrc,
|
||||
nv_clk_src_mpll,
|
||||
nv_clk_src_mdiv,
|
||||
|
||||
nv_clk_src_core,
|
||||
nv_clk_src_core_intm,
|
||||
nv_clk_src_shader,
|
||||
|
||||
nv_clk_src_mem,
|
||||
|
||||
nv_clk_src_gpc,
|
||||
nv_clk_src_rop,
|
||||
nv_clk_src_hubk01,
|
||||
nv_clk_src_hubk06,
|
||||
nv_clk_src_hubk07,
|
||||
nv_clk_src_copy,
|
||||
nv_clk_src_daemon,
|
||||
nv_clk_src_disp,
|
||||
nv_clk_src_vdec,
|
||||
|
||||
nv_clk_src_dom6,
|
||||
|
||||
nv_clk_src_max,
|
||||
};
|
||||
|
||||
struct nouveau_cstate {
|
||||
struct list_head head;
|
||||
u8 voltage;
|
||||
u32 domain[nv_clk_src_max];
|
||||
};
|
||||
|
||||
struct nouveau_pstate {
|
||||
struct list_head head;
|
||||
struct list_head list; /* c-states */
|
||||
struct nouveau_cstate base;
|
||||
u8 pstate;
|
||||
u8 fanspeed;
|
||||
};
|
||||
|
||||
struct nouveau_clock {
|
||||
struct nouveau_subdev base;
|
||||
|
||||
struct nouveau_clocks *domains;
|
||||
struct nouveau_pstate bstate;
|
||||
|
||||
struct list_head states;
|
||||
int state_nr;
|
||||
|
||||
struct work_struct work;
|
||||
wait_queue_head_t wait;
|
||||
atomic_t waiting;
|
||||
|
||||
struct nvkm_notify pwrsrc_ntfy;
|
||||
int pwrsrc;
|
||||
int pstate; /* current */
|
||||
int ustate_ac; /* user-requested (-1 disabled, -2 perfmon) */
|
||||
int ustate_dc; /* user-requested (-1 disabled, -2 perfmon) */
|
||||
int astate; /* perfmon adjustment (base) */
|
||||
int tstate; /* thermal adjustment (max-) */
|
||||
int dstate; /* display adjustment (min+) */
|
||||
|
||||
bool allow_reclock;
|
||||
|
||||
int (*read)(struct nouveau_clock *, enum nv_clk_src);
|
||||
int (*calc)(struct nouveau_clock *, struct nouveau_cstate *);
|
||||
int (*prog)(struct nouveau_clock *);
|
||||
void (*tidy)(struct nouveau_clock *);
|
||||
|
||||
/*XXX: die, these are here *only* to support the completely
|
||||
* bat-shit insane what-was-nouveau_hw.c code
|
||||
*/
|
||||
int (*pll_calc)(struct nouveau_clock *, struct nvbios_pll *,
|
||||
int clk, struct nouveau_pll_vals *pv);
|
||||
int (*pll_prog)(struct nouveau_clock *, u32 reg1,
|
||||
struct nouveau_pll_vals *pv);
|
||||
};
|
||||
|
||||
static inline struct nouveau_clock *
|
||||
nouveau_clock(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_CLOCK];
|
||||
}
|
||||
|
||||
struct nouveau_clocks {
|
||||
enum nv_clk_src name;
|
||||
u8 bios; /* 0xff for none */
|
||||
#define NVKM_CLK_DOM_FLAG_CORE 0x01
|
||||
u8 flags;
|
||||
const char *mname;
|
||||
int mdiv;
|
||||
};
|
||||
|
||||
#define nouveau_clock_create(p,e,o,i,r,s,n,d) \
|
||||
nouveau_clock_create_((p), (e), (o), (i), (r), (s), (n), sizeof(**d), \
|
||||
(void **)d)
|
||||
#define nouveau_clock_destroy(p) ({ \
|
||||
struct nouveau_clock *clk = (p); \
|
||||
_nouveau_clock_dtor(nv_object(clk)); \
|
||||
})
|
||||
#define nouveau_clock_init(p) ({ \
|
||||
struct nouveau_clock *clk = (p); \
|
||||
_nouveau_clock_init(nv_object(clk)); \
|
||||
})
|
||||
#define nouveau_clock_fini(p,s) ({ \
|
||||
struct nouveau_clock *clk = (p); \
|
||||
_nouveau_clock_fini(nv_object(clk), (s)); \
|
||||
})
|
||||
|
||||
int nouveau_clock_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *,
|
||||
struct nouveau_clocks *, struct nouveau_pstate *,
|
||||
int, bool, int, void **);
|
||||
void _nouveau_clock_dtor(struct nouveau_object *);
|
||||
int _nouveau_clock_init(struct nouveau_object *);
|
||||
int _nouveau_clock_fini(struct nouveau_object *, bool);
|
||||
|
||||
extern struct nouveau_oclass nv04_clock_oclass;
|
||||
extern struct nouveau_oclass nv40_clock_oclass;
|
||||
extern struct nouveau_oclass *nv50_clock_oclass;
|
||||
extern struct nouveau_oclass *nv84_clock_oclass;
|
||||
extern struct nouveau_oclass *nvaa_clock_oclass;
|
||||
extern struct nouveau_oclass nva3_clock_oclass;
|
||||
extern struct nouveau_oclass nvc0_clock_oclass;
|
||||
extern struct nouveau_oclass nve0_clock_oclass;
|
||||
extern struct nouveau_oclass gk20a_clock_oclass;
|
||||
|
||||
int nv04_clock_pll_set(struct nouveau_clock *, u32 type, u32 freq);
|
||||
int nv04_clock_pll_calc(struct nouveau_clock *, struct nvbios_pll *,
|
||||
int clk, struct nouveau_pll_vals *);
|
||||
int nv04_clock_pll_prog(struct nouveau_clock *, u32 reg1,
|
||||
struct nouveau_pll_vals *);
|
||||
int nva3_clock_pll_calc(struct nouveau_clock *, struct nvbios_pll *,
|
||||
int clk, struct nouveau_pll_vals *);
|
||||
|
||||
int nouveau_clock_ustate(struct nouveau_clock *, int req, int pwr);
|
||||
int nouveau_clock_astate(struct nouveau_clock *, int req, int rel);
|
||||
int nouveau_clock_dstate(struct nouveau_clock *, int req, int rel);
|
||||
int nouveau_clock_tstate(struct nouveau_clock *, int req, int rel);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,35 +0,0 @@
|
|||
#ifndef __NOUVEAU_DEVINIT_H__
|
||||
#define __NOUVEAU_DEVINIT_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
struct nouveau_devinit {
|
||||
struct nouveau_subdev base;
|
||||
bool post;
|
||||
void (*meminit)(struct nouveau_devinit *);
|
||||
int (*pll_set)(struct nouveau_devinit *, u32 type, u32 freq);
|
||||
u32 (*mmio)(struct nouveau_devinit *, u32 addr);
|
||||
};
|
||||
|
||||
static inline struct nouveau_devinit *
|
||||
nouveau_devinit(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_DEVINIT];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *nv04_devinit_oclass;
|
||||
extern struct nouveau_oclass *nv05_devinit_oclass;
|
||||
extern struct nouveau_oclass *nv10_devinit_oclass;
|
||||
extern struct nouveau_oclass *nv1a_devinit_oclass;
|
||||
extern struct nouveau_oclass *nv20_devinit_oclass;
|
||||
extern struct nouveau_oclass *nv50_devinit_oclass;
|
||||
extern struct nouveau_oclass *nv84_devinit_oclass;
|
||||
extern struct nouveau_oclass *nv98_devinit_oclass;
|
||||
extern struct nouveau_oclass *nva3_devinit_oclass;
|
||||
extern struct nouveau_oclass *nvaf_devinit_oclass;
|
||||
extern struct nouveau_oclass *nvc0_devinit_oclass;
|
||||
extern struct nouveau_oclass *gm107_devinit_oclass;
|
||||
extern struct nouveau_oclass *gm204_devinit_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,159 +0,0 @@
|
|||
#ifndef __NOUVEAU_FB_H__
|
||||
#define __NOUVEAU_FB_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
#include <core/mm.h>
|
||||
|
||||
#include <subdev/vm.h>
|
||||
|
||||
/* memory type/access flags, do not match hardware values */
|
||||
#define NV_MEM_ACCESS_RO 1
|
||||
#define NV_MEM_ACCESS_WO 2
|
||||
#define NV_MEM_ACCESS_RW (NV_MEM_ACCESS_RO | NV_MEM_ACCESS_WO)
|
||||
#define NV_MEM_ACCESS_SYS 4
|
||||
#define NV_MEM_ACCESS_VM 8
|
||||
#define NV_MEM_ACCESS_NOSNOOP 16
|
||||
|
||||
#define NV_MEM_TARGET_VRAM 0
|
||||
#define NV_MEM_TARGET_PCI 1
|
||||
#define NV_MEM_TARGET_PCI_NOSNOOP 2
|
||||
#define NV_MEM_TARGET_VM 3
|
||||
#define NV_MEM_TARGET_GART 4
|
||||
|
||||
#define NV_MEM_TYPE_VM 0x7f
|
||||
#define NV_MEM_COMP_VM 0x03
|
||||
|
||||
struct nouveau_mem {
|
||||
struct drm_device *dev;
|
||||
|
||||
struct nouveau_vma bar_vma;
|
||||
struct nouveau_vma vma[2];
|
||||
u8 page_shift;
|
||||
|
||||
struct nouveau_mm_node *tag;
|
||||
struct list_head regions;
|
||||
dma_addr_t *pages;
|
||||
u32 memtype;
|
||||
u64 offset;
|
||||
u64 size;
|
||||
struct sg_table *sg;
|
||||
};
|
||||
|
||||
struct nouveau_fb_tile {
|
||||
struct nouveau_mm_node *tag;
|
||||
u32 addr;
|
||||
u32 limit;
|
||||
u32 pitch;
|
||||
u32 zcomp;
|
||||
};
|
||||
|
||||
struct nouveau_fb {
|
||||
struct nouveau_subdev base;
|
||||
|
||||
bool (*memtype_valid)(struct nouveau_fb *, u32 memtype);
|
||||
|
||||
struct nouveau_ram *ram;
|
||||
|
||||
struct nouveau_mm vram;
|
||||
struct nouveau_mm tags;
|
||||
|
||||
struct {
|
||||
struct nouveau_fb_tile region[16];
|
||||
int regions;
|
||||
void (*init)(struct nouveau_fb *, int i, u32 addr, u32 size,
|
||||
u32 pitch, u32 flags, struct nouveau_fb_tile *);
|
||||
void (*comp)(struct nouveau_fb *, int i, u32 size, u32 flags,
|
||||
struct nouveau_fb_tile *);
|
||||
void (*fini)(struct nouveau_fb *, int i,
|
||||
struct nouveau_fb_tile *);
|
||||
void (*prog)(struct nouveau_fb *, int i,
|
||||
struct nouveau_fb_tile *);
|
||||
} tile;
|
||||
};
|
||||
|
||||
static inline struct nouveau_fb *
|
||||
nouveau_fb(void *obj)
|
||||
{
|
||||
/* fbram uses this before device subdev pointer is valid */
|
||||
if (nv_iclass(obj, NV_SUBDEV_CLASS) &&
|
||||
nv_subidx(obj) == NVDEV_SUBDEV_FB)
|
||||
return obj;
|
||||
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_FB];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *nv04_fb_oclass;
|
||||
extern struct nouveau_oclass *nv10_fb_oclass;
|
||||
extern struct nouveau_oclass *nv1a_fb_oclass;
|
||||
extern struct nouveau_oclass *nv20_fb_oclass;
|
||||
extern struct nouveau_oclass *nv25_fb_oclass;
|
||||
extern struct nouveau_oclass *nv30_fb_oclass;
|
||||
extern struct nouveau_oclass *nv35_fb_oclass;
|
||||
extern struct nouveau_oclass *nv36_fb_oclass;
|
||||
extern struct nouveau_oclass *nv40_fb_oclass;
|
||||
extern struct nouveau_oclass *nv41_fb_oclass;
|
||||
extern struct nouveau_oclass *nv44_fb_oclass;
|
||||
extern struct nouveau_oclass *nv46_fb_oclass;
|
||||
extern struct nouveau_oclass *nv47_fb_oclass;
|
||||
extern struct nouveau_oclass *nv49_fb_oclass;
|
||||
extern struct nouveau_oclass *nv4e_fb_oclass;
|
||||
extern struct nouveau_oclass *nv50_fb_oclass;
|
||||
extern struct nouveau_oclass *nv84_fb_oclass;
|
||||
extern struct nouveau_oclass *nva3_fb_oclass;
|
||||
extern struct nouveau_oclass *nvaa_fb_oclass;
|
||||
extern struct nouveau_oclass *nvaf_fb_oclass;
|
||||
extern struct nouveau_oclass *nvc0_fb_oclass;
|
||||
extern struct nouveau_oclass *nve0_fb_oclass;
|
||||
extern struct nouveau_oclass *gk20a_fb_oclass;
|
||||
extern struct nouveau_oclass *gm107_fb_oclass;
|
||||
|
||||
#include <subdev/bios/ramcfg.h>
|
||||
|
||||
struct nouveau_ram_data {
|
||||
struct list_head head;
|
||||
struct nvbios_ramcfg bios;
|
||||
u32 freq;
|
||||
};
|
||||
|
||||
struct nouveau_ram {
|
||||
struct nouveau_object base;
|
||||
enum {
|
||||
NV_MEM_TYPE_UNKNOWN = 0,
|
||||
NV_MEM_TYPE_STOLEN,
|
||||
NV_MEM_TYPE_SGRAM,
|
||||
NV_MEM_TYPE_SDRAM,
|
||||
NV_MEM_TYPE_DDR1,
|
||||
NV_MEM_TYPE_DDR2,
|
||||
NV_MEM_TYPE_DDR3,
|
||||
NV_MEM_TYPE_GDDR2,
|
||||
NV_MEM_TYPE_GDDR3,
|
||||
NV_MEM_TYPE_GDDR4,
|
||||
NV_MEM_TYPE_GDDR5
|
||||
} type;
|
||||
u64 stolen;
|
||||
u64 size;
|
||||
u32 tags;
|
||||
|
||||
int ranks;
|
||||
int parts;
|
||||
int part_mask;
|
||||
|
||||
int (*get)(struct nouveau_fb *, u64 size, u32 align,
|
||||
u32 size_nc, u32 type, struct nouveau_mem **);
|
||||
void (*put)(struct nouveau_fb *, struct nouveau_mem **);
|
||||
|
||||
int (*calc)(struct nouveau_fb *, u32 freq);
|
||||
int (*prog)(struct nouveau_fb *);
|
||||
void (*tidy)(struct nouveau_fb *);
|
||||
u32 freq;
|
||||
u32 mr[16];
|
||||
u32 mr1_nuts;
|
||||
|
||||
struct nouveau_ram_data *next;
|
||||
struct nouveau_ram_data former;
|
||||
struct nouveau_ram_data xition;
|
||||
struct nouveau_ram_data target;
|
||||
};
|
||||
|
||||
#endif
|
||||
|
|
@ -1,30 +0,0 @@
|
|||
#ifndef __NOUVEAU_FUSE_H__
|
||||
#define __NOUVEAU_FUSE_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
struct nouveau_fuse {
|
||||
struct nouveau_subdev base;
|
||||
};
|
||||
|
||||
static inline struct nouveau_fuse *
|
||||
nouveau_fuse(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_FUSE];
|
||||
}
|
||||
|
||||
#define nouveau_fuse_create(p, e, o, d) \
|
||||
nouveau_fuse_create_((p), (e), (o), sizeof(**d), (void **)d)
|
||||
|
||||
int nouveau_fuse_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, int, void **);
|
||||
void _nouveau_fuse_dtor(struct nouveau_object *);
|
||||
int _nouveau_fuse_init(struct nouveau_object *);
|
||||
#define _nouveau_fuse_fini _nouveau_subdev_fini
|
||||
|
||||
extern struct nouveau_oclass g80_fuse_oclass;
|
||||
extern struct nouveau_oclass gf100_fuse_oclass;
|
||||
extern struct nouveau_oclass gm107_fuse_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,47 +0,0 @@
|
|||
#ifndef __NOUVEAU_GPIO_H__
|
||||
#define __NOUVEAU_GPIO_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
#include <core/event.h>
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include <subdev/bios/gpio.h>
|
||||
|
||||
struct nvkm_gpio_ntfy_req {
|
||||
#define NVKM_GPIO_HI 0x01
|
||||
#define NVKM_GPIO_LO 0x02
|
||||
#define NVKM_GPIO_TOGGLED 0x03
|
||||
u8 mask;
|
||||
u8 line;
|
||||
};
|
||||
|
||||
struct nvkm_gpio_ntfy_rep {
|
||||
u8 mask;
|
||||
};
|
||||
|
||||
struct nouveau_gpio {
|
||||
struct nouveau_subdev base;
|
||||
|
||||
struct nvkm_event event;
|
||||
|
||||
void (*reset)(struct nouveau_gpio *, u8 func);
|
||||
int (*find)(struct nouveau_gpio *, int idx, u8 tag, u8 line,
|
||||
struct dcb_gpio_func *);
|
||||
int (*set)(struct nouveau_gpio *, int idx, u8 tag, u8 line, int state);
|
||||
int (*get)(struct nouveau_gpio *, int idx, u8 tag, u8 line);
|
||||
};
|
||||
|
||||
static inline struct nouveau_gpio *
|
||||
nouveau_gpio(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_GPIO];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *nv10_gpio_oclass;
|
||||
extern struct nouveau_oclass *nv50_gpio_oclass;
|
||||
extern struct nouveau_oclass *nv94_gpio_oclass;
|
||||
extern struct nouveau_oclass *nvd0_gpio_oclass;
|
||||
extern struct nouveau_oclass *nve0_gpio_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,136 +0,0 @@
|
|||
#ifndef __NOUVEAU_I2C_H__
|
||||
#define __NOUVEAU_I2C_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include <subdev/bios/i2c.h>
|
||||
|
||||
#define NV_I2C_PORT(n) (0x00 + (n))
|
||||
#define NV_I2C_AUX(n) (0x10 + (n))
|
||||
#define NV_I2C_EXT(n) (0x20 + (n))
|
||||
#define NV_I2C_DEFAULT(n) (0x80 + (n))
|
||||
|
||||
#define NV_I2C_TYPE_DCBI2C(n) (0x0000 | (n))
|
||||
#define NV_I2C_TYPE_EXTDDC(e) (0x0005 | (e) << 8)
|
||||
#define NV_I2C_TYPE_EXTAUX(e) (0x0006 | (e) << 8)
|
||||
|
||||
struct nvkm_i2c_ntfy_req {
|
||||
#define NVKM_I2C_PLUG 0x01
|
||||
#define NVKM_I2C_UNPLUG 0x02
|
||||
#define NVKM_I2C_IRQ 0x04
|
||||
#define NVKM_I2C_DONE 0x08
|
||||
#define NVKM_I2C_ANY 0x0f
|
||||
u8 mask;
|
||||
u8 port;
|
||||
};
|
||||
|
||||
struct nvkm_i2c_ntfy_rep {
|
||||
u8 mask;
|
||||
};
|
||||
|
||||
struct nouveau_i2c_port {
|
||||
struct nouveau_object base;
|
||||
struct i2c_adapter adapter;
|
||||
struct mutex mutex;
|
||||
|
||||
struct list_head head;
|
||||
u8 index;
|
||||
int aux;
|
||||
|
||||
const struct nouveau_i2c_func *func;
|
||||
};
|
||||
|
||||
struct nouveau_i2c_func {
|
||||
void (*drive_scl)(struct nouveau_i2c_port *, int);
|
||||
void (*drive_sda)(struct nouveau_i2c_port *, int);
|
||||
int (*sense_scl)(struct nouveau_i2c_port *);
|
||||
int (*sense_sda)(struct nouveau_i2c_port *);
|
||||
|
||||
int (*aux)(struct nouveau_i2c_port *, bool, u8, u32, u8 *, u8);
|
||||
int (*pattern)(struct nouveau_i2c_port *, int pattern);
|
||||
int (*lnk_ctl)(struct nouveau_i2c_port *, int nr, int bw, bool enh);
|
||||
int (*drv_ctl)(struct nouveau_i2c_port *, int lane, int sw, int pe);
|
||||
};
|
||||
|
||||
struct nouveau_i2c_board_info {
|
||||
struct i2c_board_info dev;
|
||||
u8 udelay; /* set to 0 to use the standard delay */
|
||||
};
|
||||
|
||||
struct nouveau_i2c {
|
||||
struct nouveau_subdev base;
|
||||
struct nvkm_event event;
|
||||
|
||||
struct nouveau_i2c_port *(*find)(struct nouveau_i2c *, u8 index);
|
||||
struct nouveau_i2c_port *(*find_type)(struct nouveau_i2c *, u16 type);
|
||||
int (*acquire_pad)(struct nouveau_i2c_port *, unsigned long timeout);
|
||||
void (*release_pad)(struct nouveau_i2c_port *);
|
||||
int (*acquire)(struct nouveau_i2c_port *, unsigned long timeout);
|
||||
void (*release)(struct nouveau_i2c_port *);
|
||||
int (*identify)(struct nouveau_i2c *, int index,
|
||||
const char *what, struct nouveau_i2c_board_info *,
|
||||
bool (*match)(struct nouveau_i2c_port *,
|
||||
struct i2c_board_info *, void *), void *);
|
||||
|
||||
wait_queue_head_t wait;
|
||||
struct list_head ports;
|
||||
};
|
||||
|
||||
static inline struct nouveau_i2c *
|
||||
nouveau_i2c(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_I2C];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *nv04_i2c_oclass;
|
||||
extern struct nouveau_oclass *nv4e_i2c_oclass;
|
||||
extern struct nouveau_oclass *nv50_i2c_oclass;
|
||||
extern struct nouveau_oclass *nv94_i2c_oclass;
|
||||
extern struct nouveau_oclass *nvd0_i2c_oclass;
|
||||
extern struct nouveau_oclass *gf117_i2c_oclass;
|
||||
extern struct nouveau_oclass *nve0_i2c_oclass;
|
||||
extern struct nouveau_oclass *gm204_i2c_oclass;
|
||||
|
||||
static inline int
|
||||
nv_rdi2cr(struct nouveau_i2c_port *port, u8 addr, u8 reg)
|
||||
{
|
||||
u8 val;
|
||||
struct i2c_msg msgs[] = {
|
||||
{ .addr = addr, .flags = 0, .len = 1, .buf = ® },
|
||||
{ .addr = addr, .flags = I2C_M_RD, .len = 1, .buf = &val },
|
||||
};
|
||||
|
||||
int ret = i2c_transfer(&port->adapter, msgs, 2);
|
||||
if (ret != 2)
|
||||
return -EIO;
|
||||
|
||||
return val;
|
||||
}
|
||||
|
||||
static inline int
|
||||
nv_wri2cr(struct nouveau_i2c_port *port, u8 addr, u8 reg, u8 val)
|
||||
{
|
||||
u8 buf[2] = { reg, val };
|
||||
struct i2c_msg msgs[] = {
|
||||
{ .addr = addr, .flags = 0, .len = 2, .buf = buf },
|
||||
};
|
||||
|
||||
int ret = i2c_transfer(&port->adapter, msgs, 1);
|
||||
if (ret != 1)
|
||||
return -EIO;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static inline bool
|
||||
nv_probe_i2c(struct nouveau_i2c_port *port, u8 addr)
|
||||
{
|
||||
return nv_rdi2cr(port, addr, 0) >= 0;
|
||||
}
|
||||
|
||||
int nv_rdaux(struct nouveau_i2c_port *, u32 addr, u8 *data, u8 size);
|
||||
int nv_wraux(struct nouveau_i2c_port *, u32 addr, u8 *data, u8 size);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,35 +0,0 @@
|
|||
#ifndef __NOUVEAU_IBUS_H__
|
||||
#define __NOUVEAU_IBUS_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
struct nouveau_ibus {
|
||||
struct nouveau_subdev base;
|
||||
};
|
||||
|
||||
static inline struct nouveau_ibus *
|
||||
nouveau_ibus(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_IBUS];
|
||||
}
|
||||
|
||||
#define nouveau_ibus_create(p,e,o,d) \
|
||||
nouveau_subdev_create_((p), (e), (o), 0, "PIBUS", "ibus", \
|
||||
sizeof(**d), (void **)d)
|
||||
#define nouveau_ibus_destroy(p) \
|
||||
nouveau_subdev_destroy(&(p)->base)
|
||||
#define nouveau_ibus_init(p) \
|
||||
nouveau_subdev_init(&(p)->base)
|
||||
#define nouveau_ibus_fini(p,s) \
|
||||
nouveau_subdev_fini(&(p)->base, (s))
|
||||
|
||||
#define _nouveau_ibus_dtor _nouveau_subdev_dtor
|
||||
#define _nouveau_ibus_init _nouveau_subdev_init
|
||||
#define _nouveau_ibus_fini _nouveau_subdev_fini
|
||||
|
||||
extern struct nouveau_oclass nvc0_ibus_oclass;
|
||||
extern struct nouveau_oclass nve0_ibus_oclass;
|
||||
extern struct nouveau_oclass gk20a_ibus_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,52 +0,0 @@
|
|||
#ifndef __NOUVEAU_INSTMEM_H__
|
||||
#define __NOUVEAU_INSTMEM_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
#include <core/mm.h>
|
||||
|
||||
struct nouveau_instobj {
|
||||
struct nouveau_object base;
|
||||
struct list_head head;
|
||||
u32 *suspend;
|
||||
u64 addr;
|
||||
u32 size;
|
||||
};
|
||||
|
||||
static inline struct nouveau_instobj *
|
||||
nv_memobj(void *obj)
|
||||
{
|
||||
#if CONFIG_NOUVEAU_DEBUG >= NV_DBG_PARANOIA
|
||||
if (unlikely(!nv_iclass(obj, NV_MEMOBJ_CLASS)))
|
||||
nv_assert("BAD CAST -> NvMemObj, %08x", nv_hclass(obj));
|
||||
#endif
|
||||
return obj;
|
||||
}
|
||||
|
||||
struct nouveau_instmem {
|
||||
struct nouveau_subdev base;
|
||||
struct list_head list;
|
||||
|
||||
u32 reserved;
|
||||
int (*alloc)(struct nouveau_instmem *, struct nouveau_object *,
|
||||
u32 size, u32 align, struct nouveau_object **);
|
||||
};
|
||||
|
||||
static inline struct nouveau_instmem *
|
||||
nouveau_instmem(void *obj)
|
||||
{
|
||||
/* nv04/nv40 impls need to create objects in their constructor,
|
||||
* which is before the subdev pointer is valid
|
||||
*/
|
||||
if (nv_iclass(obj, NV_SUBDEV_CLASS) &&
|
||||
nv_subidx(obj) == NVDEV_SUBDEV_INSTMEM)
|
||||
return obj;
|
||||
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_INSTMEM];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *nv04_instmem_oclass;
|
||||
extern struct nouveau_oclass *nv40_instmem_oclass;
|
||||
extern struct nouveau_oclass *nv50_instmem_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,35 +0,0 @@
|
|||
#ifndef __NOUVEAU_LTC_H__
|
||||
#define __NOUVEAU_LTC_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
#define NOUVEAU_LTC_MAX_ZBC_CNT 16
|
||||
|
||||
struct nouveau_mm_node;
|
||||
|
||||
struct nouveau_ltc {
|
||||
struct nouveau_subdev base;
|
||||
|
||||
int (*tags_alloc)(struct nouveau_ltc *, u32 count,
|
||||
struct nouveau_mm_node **);
|
||||
void (*tags_free)(struct nouveau_ltc *, struct nouveau_mm_node **);
|
||||
void (*tags_clear)(struct nouveau_ltc *, u32 first, u32 count);
|
||||
|
||||
int zbc_min;
|
||||
int zbc_max;
|
||||
int (*zbc_color_get)(struct nouveau_ltc *, int index, const u32[4]);
|
||||
int (*zbc_depth_get)(struct nouveau_ltc *, int index, const u32);
|
||||
};
|
||||
|
||||
static inline struct nouveau_ltc *
|
||||
nouveau_ltc(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_LTC];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *gf100_ltc_oclass;
|
||||
extern struct nouveau_oclass *gk104_ltc_oclass;
|
||||
extern struct nouveau_oclass *gm107_ltc_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,31 +0,0 @@
|
|||
#ifndef __NOUVEAU_MC_H__
|
||||
#define __NOUVEAU_MC_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
struct nouveau_mc {
|
||||
struct nouveau_subdev base;
|
||||
bool use_msi;
|
||||
unsigned int irq;
|
||||
void (*unk260)(struct nouveau_mc *, u32);
|
||||
};
|
||||
|
||||
static inline struct nouveau_mc *
|
||||
nouveau_mc(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_MC];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *nv04_mc_oclass;
|
||||
extern struct nouveau_oclass *nv40_mc_oclass;
|
||||
extern struct nouveau_oclass *nv44_mc_oclass;
|
||||
extern struct nouveau_oclass *nv4c_mc_oclass;
|
||||
extern struct nouveau_oclass *nv50_mc_oclass;
|
||||
extern struct nouveau_oclass *nv94_mc_oclass;
|
||||
extern struct nouveau_oclass *nv98_mc_oclass;
|
||||
extern struct nouveau_oclass *nvc0_mc_oclass;
|
||||
extern struct nouveau_oclass *nvc3_mc_oclass;
|
||||
extern struct nouveau_oclass *gk20a_mc_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,37 +0,0 @@
|
|||
#ifndef __NOUVEAU_MXM_H__
|
||||
#define __NOUVEAU_MXM_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
#define MXM_SANITISE_DCB 0x00000001
|
||||
|
||||
struct nouveau_mxm {
|
||||
struct nouveau_subdev base;
|
||||
u32 action;
|
||||
u8 *mxms;
|
||||
};
|
||||
|
||||
static inline struct nouveau_mxm *
|
||||
nouveau_mxm(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_MXM];
|
||||
}
|
||||
|
||||
#define nouveau_mxm_create(p,e,o,d) \
|
||||
nouveau_mxm_create_((p), (e), (o), sizeof(**d), (void **)d)
|
||||
#define nouveau_mxm_init(p) \
|
||||
nouveau_subdev_init(&(p)->base)
|
||||
#define nouveau_mxm_fini(p,s) \
|
||||
nouveau_subdev_fini(&(p)->base, (s))
|
||||
int nouveau_mxm_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, int, void **);
|
||||
void nouveau_mxm_destroy(struct nouveau_mxm *);
|
||||
|
||||
#define _nouveau_mxm_dtor _nouveau_subdev_dtor
|
||||
#define _nouveau_mxm_init _nouveau_subdev_init
|
||||
#define _nouveau_mxm_fini _nouveau_subdev_fini
|
||||
|
||||
extern struct nouveau_oclass nv50_mxm_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,56 +0,0 @@
|
|||
#ifndef __NOUVEAU_PWR_H__
|
||||
#define __NOUVEAU_PWR_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
struct nouveau_pwr {
|
||||
struct nouveau_subdev base;
|
||||
|
||||
struct {
|
||||
u32 base;
|
||||
u32 size;
|
||||
} send;
|
||||
|
||||
struct {
|
||||
u32 base;
|
||||
u32 size;
|
||||
|
||||
struct work_struct work;
|
||||
wait_queue_head_t wait;
|
||||
u32 process;
|
||||
u32 message;
|
||||
u32 data[2];
|
||||
} recv;
|
||||
|
||||
int (*message)(struct nouveau_pwr *, u32[2], u32, u32, u32, u32);
|
||||
void (*pgob)(struct nouveau_pwr *, bool);
|
||||
};
|
||||
|
||||
static inline struct nouveau_pwr *
|
||||
nouveau_pwr(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_PWR];
|
||||
}
|
||||
|
||||
extern struct nouveau_oclass *nva3_pwr_oclass;
|
||||
extern struct nouveau_oclass *nvc0_pwr_oclass;
|
||||
extern struct nouveau_oclass *nvd0_pwr_oclass;
|
||||
extern struct nouveau_oclass *gk104_pwr_oclass;
|
||||
extern struct nouveau_oclass *nv108_pwr_oclass;
|
||||
|
||||
/* interface to MEMX process running on PPWR */
|
||||
struct nouveau_memx;
|
||||
int nouveau_memx_init(struct nouveau_pwr *, struct nouveau_memx **);
|
||||
int nouveau_memx_fini(struct nouveau_memx **, bool exec);
|
||||
void nouveau_memx_wr32(struct nouveau_memx *, u32 addr, u32 data);
|
||||
void nouveau_memx_wait(struct nouveau_memx *,
|
||||
u32 addr, u32 mask, u32 data, u32 nsec);
|
||||
void nouveau_memx_nsec(struct nouveau_memx *, u32 nsec);
|
||||
void nouveau_memx_wait_vblank(struct nouveau_memx *);
|
||||
void nouveau_memx_train(struct nouveau_memx *);
|
||||
int nouveau_memx_train_result(struct nouveau_pwr *, u32 *, int);
|
||||
void nouveau_memx_block(struct nouveau_memx *);
|
||||
void nouveau_memx_unblock(struct nouveau_memx *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,83 +0,0 @@
|
|||
#ifndef __NOUVEAU_THERM_H__
|
||||
#define __NOUVEAU_THERM_H__
|
||||
|
||||
#include <core/device.h>
|
||||
#include <core/subdev.h>
|
||||
|
||||
enum nouveau_therm_fan_mode {
|
||||
NOUVEAU_THERM_CTRL_NONE = 0,
|
||||
NOUVEAU_THERM_CTRL_MANUAL = 1,
|
||||
NOUVEAU_THERM_CTRL_AUTO = 2,
|
||||
};
|
||||
|
||||
enum nouveau_therm_attr_type {
|
||||
NOUVEAU_THERM_ATTR_FAN_MIN_DUTY = 0,
|
||||
NOUVEAU_THERM_ATTR_FAN_MAX_DUTY = 1,
|
||||
NOUVEAU_THERM_ATTR_FAN_MODE = 2,
|
||||
|
||||
NOUVEAU_THERM_ATTR_THRS_FAN_BOOST = 10,
|
||||
NOUVEAU_THERM_ATTR_THRS_FAN_BOOST_HYST = 11,
|
||||
NOUVEAU_THERM_ATTR_THRS_DOWN_CLK = 12,
|
||||
NOUVEAU_THERM_ATTR_THRS_DOWN_CLK_HYST = 13,
|
||||
NOUVEAU_THERM_ATTR_THRS_CRITICAL = 14,
|
||||
NOUVEAU_THERM_ATTR_THRS_CRITICAL_HYST = 15,
|
||||
NOUVEAU_THERM_ATTR_THRS_SHUTDOWN = 16,
|
||||
NOUVEAU_THERM_ATTR_THRS_SHUTDOWN_HYST = 17,
|
||||
};
|
||||
|
||||
struct nouveau_therm {
|
||||
struct nouveau_subdev base;
|
||||
|
||||
int (*pwm_ctrl)(struct nouveau_therm *, int line, bool);
|
||||
int (*pwm_get)(struct nouveau_therm *, int line, u32 *, u32 *);
|
||||
int (*pwm_set)(struct nouveau_therm *, int line, u32, u32);
|
||||
int (*pwm_clock)(struct nouveau_therm *, int line);
|
||||
|
||||
int (*fan_get)(struct nouveau_therm *);
|
||||
int (*fan_set)(struct nouveau_therm *, int);
|
||||
int (*fan_sense)(struct nouveau_therm *);
|
||||
|
||||
int (*temp_get)(struct nouveau_therm *);
|
||||
|
||||
int (*attr_get)(struct nouveau_therm *, enum nouveau_therm_attr_type);
|
||||
int (*attr_set)(struct nouveau_therm *,
|
||||
enum nouveau_therm_attr_type, int);
|
||||
};
|
||||
|
||||
static inline struct nouveau_therm *
|
||||
nouveau_therm(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_THERM];
|
||||
}
|
||||
|
||||
#define nouveau_therm_create(p,e,o,d) \
|
||||
nouveau_therm_create_((p), (e), (o), sizeof(**d), (void **)d)
|
||||
#define nouveau_therm_destroy(p) ({ \
|
||||
struct nouveau_therm *therm = (p); \
|
||||
_nouveau_therm_dtor(nv_object(therm)); \
|
||||
})
|
||||
#define nouveau_therm_init(p) ({ \
|
||||
struct nouveau_therm *therm = (p); \
|
||||
_nouveau_therm_init(nv_object(therm)); \
|
||||
})
|
||||
#define nouveau_therm_fini(p,s) ({ \
|
||||
struct nouveau_therm *therm = (p); \
|
||||
_nouveau_therm_init(nv_object(therm), (s)); \
|
||||
})
|
||||
|
||||
int nouveau_therm_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, int, void **);
|
||||
void _nouveau_therm_dtor(struct nouveau_object *);
|
||||
int _nouveau_therm_init(struct nouveau_object *);
|
||||
int _nouveau_therm_fini(struct nouveau_object *, bool);
|
||||
|
||||
int nouveau_therm_cstate(struct nouveau_therm *, int, int);
|
||||
|
||||
extern struct nouveau_oclass nv40_therm_oclass;
|
||||
extern struct nouveau_oclass nv50_therm_oclass;
|
||||
extern struct nouveau_oclass nv84_therm_oclass;
|
||||
extern struct nouveau_oclass nva3_therm_oclass;
|
||||
extern struct nouveau_oclass nvd0_therm_oclass;
|
||||
extern struct nouveau_oclass gm107_therm_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,64 +0,0 @@
|
|||
#ifndef __NOUVEAU_TIMER_H__
|
||||
#define __NOUVEAU_TIMER_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
struct nouveau_alarm {
|
||||
struct list_head head;
|
||||
u64 timestamp;
|
||||
void (*func)(struct nouveau_alarm *);
|
||||
};
|
||||
|
||||
static inline void
|
||||
nouveau_alarm_init(struct nouveau_alarm *alarm,
|
||||
void (*func)(struct nouveau_alarm *))
|
||||
{
|
||||
INIT_LIST_HEAD(&alarm->head);
|
||||
alarm->func = func;
|
||||
}
|
||||
|
||||
bool nouveau_timer_wait_eq(void *, u64 nsec, u32 addr, u32 mask, u32 data);
|
||||
bool nouveau_timer_wait_ne(void *, u64 nsec, u32 addr, u32 mask, u32 data);
|
||||
bool nouveau_timer_wait_cb(void *, u64 nsec, bool (*func)(void *), void *data);
|
||||
void nouveau_timer_alarm(void *, u32 nsec, struct nouveau_alarm *);
|
||||
void nouveau_timer_alarm_cancel(void *, struct nouveau_alarm *);
|
||||
|
||||
#define NV_WAIT_DEFAULT 2000000000ULL
|
||||
#define nv_wait(o,a,m,v) \
|
||||
nouveau_timer_wait_eq((o), NV_WAIT_DEFAULT, (a), (m), (v))
|
||||
#define nv_wait_ne(o,a,m,v) \
|
||||
nouveau_timer_wait_ne((o), NV_WAIT_DEFAULT, (a), (m), (v))
|
||||
#define nv_wait_cb(o,c,d) \
|
||||
nouveau_timer_wait_cb((o), NV_WAIT_DEFAULT, (c), (d))
|
||||
|
||||
struct nouveau_timer {
|
||||
struct nouveau_subdev base;
|
||||
u64 (*read)(struct nouveau_timer *);
|
||||
void (*alarm)(struct nouveau_timer *, u64 time, struct nouveau_alarm *);
|
||||
void (*alarm_cancel)(struct nouveau_timer *, struct nouveau_alarm *);
|
||||
};
|
||||
|
||||
static inline struct nouveau_timer *
|
||||
nouveau_timer(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_TIMER];
|
||||
}
|
||||
|
||||
#define nouveau_timer_create(p,e,o,d) \
|
||||
nouveau_subdev_create_((p), (e), (o), 0, "PTIMER", "timer", \
|
||||
sizeof(**d), (void **)d)
|
||||
#define nouveau_timer_destroy(p) \
|
||||
nouveau_subdev_destroy(&(p)->base)
|
||||
#define nouveau_timer_init(p) \
|
||||
nouveau_subdev_init(&(p)->base)
|
||||
#define nouveau_timer_fini(p,s) \
|
||||
nouveau_subdev_fini(&(p)->base, (s))
|
||||
|
||||
int nouveau_timer_create_(struct nouveau_object *, struct nouveau_engine *,
|
||||
struct nouveau_oclass *, int size, void **);
|
||||
|
||||
extern struct nouveau_oclass nv04_timer_oclass;
|
||||
extern struct nouveau_oclass gk20a_timer_oclass;
|
||||
|
||||
#endif
|
||||
|
|
@ -1,135 +0,0 @@
|
|||
/*
|
||||
* Copyright 2010 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#ifndef __NOUVEAU_VM_H__
|
||||
#define __NOUVEAU_VM_H__
|
||||
|
||||
#include <core/object.h>
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
#include <core/mm.h>
|
||||
|
||||
struct nouveau_vm_pgt {
|
||||
struct nouveau_gpuobj *obj[2];
|
||||
u32 refcount[2];
|
||||
};
|
||||
|
||||
struct nouveau_vm_pgd {
|
||||
struct list_head head;
|
||||
struct nouveau_gpuobj *obj;
|
||||
};
|
||||
|
||||
struct nouveau_gpuobj;
|
||||
struct nouveau_mem;
|
||||
|
||||
struct nouveau_vma {
|
||||
struct list_head head;
|
||||
int refcount;
|
||||
struct nouveau_vm *vm;
|
||||
struct nouveau_mm_node *node;
|
||||
u64 offset;
|
||||
u32 access;
|
||||
};
|
||||
|
||||
struct nouveau_vm {
|
||||
struct nouveau_vmmgr *vmm;
|
||||
struct nouveau_mm mm;
|
||||
struct kref refcount;
|
||||
|
||||
struct list_head pgd_list;
|
||||
atomic_t engref[NVDEV_SUBDEV_NR];
|
||||
|
||||
struct nouveau_vm_pgt *pgt;
|
||||
u32 fpde;
|
||||
u32 lpde;
|
||||
};
|
||||
|
||||
struct nouveau_vmmgr {
|
||||
struct nouveau_subdev base;
|
||||
|
||||
u64 limit;
|
||||
u8 dma_bits;
|
||||
u32 pgt_bits;
|
||||
u8 spg_shift;
|
||||
u8 lpg_shift;
|
||||
|
||||
int (*create)(struct nouveau_vmmgr *, u64 offset, u64 length,
|
||||
u64 mm_offset, struct nouveau_vm **);
|
||||
|
||||
void (*map_pgt)(struct nouveau_gpuobj *pgd, u32 pde,
|
||||
struct nouveau_gpuobj *pgt[2]);
|
||||
void (*map)(struct nouveau_vma *, struct nouveau_gpuobj *,
|
||||
struct nouveau_mem *, u32 pte, u32 cnt,
|
||||
u64 phys, u64 delta);
|
||||
void (*map_sg)(struct nouveau_vma *, struct nouveau_gpuobj *,
|
||||
struct nouveau_mem *, u32 pte, u32 cnt, dma_addr_t *);
|
||||
void (*unmap)(struct nouveau_gpuobj *pgt, u32 pte, u32 cnt);
|
||||
void (*flush)(struct nouveau_vm *);
|
||||
};
|
||||
|
||||
static inline struct nouveau_vmmgr *
|
||||
nouveau_vmmgr(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_VM];
|
||||
}
|
||||
|
||||
#define nouveau_vmmgr_create(p,e,o,i,f,d) \
|
||||
nouveau_subdev_create((p), (e), (o), 0, (i), (f), (d))
|
||||
#define nouveau_vmmgr_destroy(p) \
|
||||
nouveau_subdev_destroy(&(p)->base)
|
||||
#define nouveau_vmmgr_init(p) \
|
||||
nouveau_subdev_init(&(p)->base)
|
||||
#define nouveau_vmmgr_fini(p,s) \
|
||||
nouveau_subdev_fini(&(p)->base, (s))
|
||||
|
||||
#define _nouveau_vmmgr_dtor _nouveau_subdev_dtor
|
||||
#define _nouveau_vmmgr_init _nouveau_subdev_init
|
||||
#define _nouveau_vmmgr_fini _nouveau_subdev_fini
|
||||
|
||||
extern struct nouveau_oclass nv04_vmmgr_oclass;
|
||||
extern struct nouveau_oclass nv41_vmmgr_oclass;
|
||||
extern struct nouveau_oclass nv44_vmmgr_oclass;
|
||||
extern struct nouveau_oclass nv50_vmmgr_oclass;
|
||||
extern struct nouveau_oclass nvc0_vmmgr_oclass;
|
||||
|
||||
int nv04_vm_create(struct nouveau_vmmgr *, u64, u64, u64,
|
||||
struct nouveau_vm **);
|
||||
void nv04_vmmgr_dtor(struct nouveau_object *);
|
||||
|
||||
/* nouveau_vm.c */
|
||||
int nouveau_vm_create(struct nouveau_vmmgr *, u64 offset, u64 length,
|
||||
u64 mm_offset, u32 block, struct nouveau_vm **);
|
||||
int nouveau_vm_new(struct nouveau_device *, u64 offset, u64 length,
|
||||
u64 mm_offset, struct nouveau_vm **);
|
||||
int nouveau_vm_ref(struct nouveau_vm *, struct nouveau_vm **,
|
||||
struct nouveau_gpuobj *pgd);
|
||||
int nouveau_vm_get(struct nouveau_vm *, u64 size, u32 page_shift,
|
||||
u32 access, struct nouveau_vma *);
|
||||
void nouveau_vm_put(struct nouveau_vma *);
|
||||
void nouveau_vm_map(struct nouveau_vma *, struct nouveau_mem *);
|
||||
void nouveau_vm_map_at(struct nouveau_vma *, u64 offset, struct nouveau_mem *);
|
||||
void nouveau_vm_unmap(struct nouveau_vma *);
|
||||
void nouveau_vm_unmap_at(struct nouveau_vma *, u64 offset, u64 length);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,61 +0,0 @@
|
|||
#ifndef __NOUVEAU_VOLT_H__
|
||||
#define __NOUVEAU_VOLT_H__
|
||||
|
||||
#include <core/subdev.h>
|
||||
#include <core/device.h>
|
||||
|
||||
struct nouveau_voltage {
|
||||
u32 uv;
|
||||
u8 id;
|
||||
};
|
||||
|
||||
struct nouveau_volt {
|
||||
struct nouveau_subdev base;
|
||||
|
||||
int (*vid_get)(struct nouveau_volt *);
|
||||
int (*get)(struct nouveau_volt *);
|
||||
int (*vid_set)(struct nouveau_volt *, u8 vid);
|
||||
int (*set)(struct nouveau_volt *, u32 uv);
|
||||
int (*set_id)(struct nouveau_volt *, u8 id, int condition);
|
||||
|
||||
u8 vid_mask;
|
||||
u8 vid_nr;
|
||||
struct {
|
||||
u32 uv;
|
||||
u8 vid;
|
||||
} vid[256];
|
||||
};
|
||||
|
||||
static inline struct nouveau_volt *
|
||||
nouveau_volt(void *obj)
|
||||
{
|
||||
return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_VOLT];
|
||||
}
|
||||
|
||||
#define nouveau_volt_create(p, e, o, d) \
|
||||
nouveau_volt_create_((p), (e), (o), sizeof(**d), (void **)d)
|
||||
#define nouveau_volt_destroy(p) ({ \
|
||||
struct nouveau_volt *v = (p); \
|
||||
_nouveau_volt_dtor(nv_object(v)); \
|
||||
})
|
||||
#define nouveau_volt_init(p) ({ \
|
||||
struct nouveau_volt *v = (p); \
|
||||
_nouveau_volt_init(nv_object(v)); \
|
||||
})
|
||||
#define nouveau_volt_fini(p,s) \
|
||||
nouveau_subdev_fini((p), (s))
|
||||
|
||||
int nouveau_volt_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, int, void **);
|
||||
void _nouveau_volt_dtor(struct nouveau_object *);
|
||||
int _nouveau_volt_init(struct nouveau_object *);
|
||||
#define _nouveau_volt_fini _nouveau_subdev_fini
|
||||
|
||||
extern struct nouveau_oclass nv40_volt_oclass;
|
||||
extern struct nouveau_oclass gk20a_volt_oclass;
|
||||
|
||||
int nouveau_voltgpio_init(struct nouveau_volt *);
|
||||
int nouveau_voltgpio_get(struct nouveau_volt *);
|
||||
int nouveau_voltgpio_set(struct nouveau_volt *, u8);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,149 +0,0 @@
|
|||
/*
|
||||
* Copyright 2012 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <core/object.h>
|
||||
|
||||
#include <subdev/fb.h>
|
||||
#include <subdev/vm.h>
|
||||
|
||||
#include "priv.h"
|
||||
|
||||
struct nouveau_barobj {
|
||||
struct nouveau_object base;
|
||||
struct nouveau_vma vma;
|
||||
void __iomem *iomem;
|
||||
};
|
||||
|
||||
static int
|
||||
nouveau_barobj_ctor(struct nouveau_object *parent,
|
||||
struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nouveau_device *device = nv_device(parent);
|
||||
struct nouveau_bar *bar = (void *)engine;
|
||||
struct nouveau_mem *mem = data;
|
||||
struct nouveau_barobj *barobj;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_object_create(parent, engine, oclass, 0, &barobj);
|
||||
*pobject = nv_object(barobj);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
ret = bar->kmap(bar, mem, NV_MEM_ACCESS_RW, &barobj->vma);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
barobj->iomem = ioremap(nv_device_resource_start(device, 3) +
|
||||
(u32)barobj->vma.offset, mem->size << 12);
|
||||
if (!barobj->iomem) {
|
||||
nv_warn(bar, "PRAMIN ioremap failed\n");
|
||||
return -ENOMEM;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
nouveau_barobj_dtor(struct nouveau_object *object)
|
||||
{
|
||||
struct nouveau_bar *bar = (void *)object->engine;
|
||||
struct nouveau_barobj *barobj = (void *)object;
|
||||
if (barobj->vma.node) {
|
||||
if (barobj->iomem)
|
||||
iounmap(barobj->iomem);
|
||||
bar->unmap(bar, &barobj->vma);
|
||||
}
|
||||
nouveau_object_destroy(&barobj->base);
|
||||
}
|
||||
|
||||
static u32
|
||||
nouveau_barobj_rd32(struct nouveau_object *object, u64 addr)
|
||||
{
|
||||
struct nouveau_barobj *barobj = (void *)object;
|
||||
return ioread32_native(barobj->iomem + addr);
|
||||
}
|
||||
|
||||
static void
|
||||
nouveau_barobj_wr32(struct nouveau_object *object, u64 addr, u32 data)
|
||||
{
|
||||
struct nouveau_barobj *barobj = (void *)object;
|
||||
iowrite32_native(data, barobj->iomem + addr);
|
||||
}
|
||||
|
||||
static struct nouveau_oclass
|
||||
nouveau_barobj_oclass = {
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nouveau_barobj_ctor,
|
||||
.dtor = nouveau_barobj_dtor,
|
||||
.init = nouveau_object_init,
|
||||
.fini = nouveau_object_fini,
|
||||
.rd32 = nouveau_barobj_rd32,
|
||||
.wr32 = nouveau_barobj_wr32,
|
||||
},
|
||||
};
|
||||
|
||||
int
|
||||
nouveau_bar_alloc(struct nouveau_bar *bar, struct nouveau_object *parent,
|
||||
struct nouveau_mem *mem, struct nouveau_object **pobject)
|
||||
{
|
||||
struct nouveau_object *engine = nv_object(bar);
|
||||
struct nouveau_object *gpuobj;
|
||||
int ret = nouveau_object_ctor(parent, engine, &nouveau_barobj_oclass,
|
||||
mem, 0, &gpuobj);
|
||||
if (ret == 0)
|
||||
*pobject = gpuobj;
|
||||
return ret;
|
||||
}
|
||||
|
||||
int
|
||||
nouveau_bar_create_(struct nouveau_object *parent,
|
||||
struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, int length, void **pobject)
|
||||
{
|
||||
struct nouveau_bar *bar;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_subdev_create_(parent, engine, oclass, 0, "BARCTL",
|
||||
"bar", length, pobject);
|
||||
bar = *pobject;
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
void
|
||||
nouveau_bar_destroy(struct nouveau_bar *bar)
|
||||
{
|
||||
nouveau_subdev_destroy(&bar->base);
|
||||
}
|
||||
|
||||
void
|
||||
_nouveau_bar_dtor(struct nouveau_object *object)
|
||||
{
|
||||
struct nouveau_bar *bar = (void *)object;
|
||||
nouveau_bar_destroy(bar);
|
||||
}
|
||||
|
|
@ -1,220 +0,0 @@
|
|||
/*
|
||||
* Copyright 2012 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <core/gpuobj.h>
|
||||
|
||||
#include <subdev/timer.h>
|
||||
#include <subdev/fb.h>
|
||||
#include <subdev/vm.h>
|
||||
|
||||
#include "priv.h"
|
||||
|
||||
struct nvc0_bar_priv_vm {
|
||||
struct nouveau_gpuobj *mem;
|
||||
struct nouveau_gpuobj *pgd;
|
||||
struct nouveau_vm *vm;
|
||||
};
|
||||
|
||||
struct nvc0_bar_priv {
|
||||
struct nouveau_bar base;
|
||||
spinlock_t lock;
|
||||
struct nvc0_bar_priv_vm bar[2];
|
||||
};
|
||||
|
||||
static int
|
||||
nvc0_bar_kmap(struct nouveau_bar *bar, struct nouveau_mem *mem,
|
||||
u32 flags, struct nouveau_vma *vma)
|
||||
{
|
||||
struct nvc0_bar_priv *priv = (void *)bar;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_vm_get(priv->bar[0].vm, mem->size << 12, 12, flags, vma);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nouveau_vm_map(vma, mem);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nvc0_bar_umap(struct nouveau_bar *bar, struct nouveau_mem *mem,
|
||||
u32 flags, struct nouveau_vma *vma)
|
||||
{
|
||||
struct nvc0_bar_priv *priv = (void *)bar;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_vm_get(priv->bar[1].vm, mem->size << 12,
|
||||
mem->page_shift, flags, vma);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nouveau_vm_map(vma, mem);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
nvc0_bar_unmap(struct nouveau_bar *bar, struct nouveau_vma *vma)
|
||||
{
|
||||
nouveau_vm_unmap(vma);
|
||||
nouveau_vm_put(vma);
|
||||
}
|
||||
|
||||
static int
|
||||
nvc0_bar_init_vm(struct nvc0_bar_priv *priv, struct nvc0_bar_priv_vm *bar_vm,
|
||||
int bar_nr)
|
||||
{
|
||||
struct nouveau_device *device = nv_device(&priv->base);
|
||||
struct nouveau_vm *vm;
|
||||
resource_size_t bar_len;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_gpuobj_new(nv_object(priv), NULL, 0x1000, 0, 0,
|
||||
&bar_vm->mem);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
ret = nouveau_gpuobj_new(nv_object(priv), NULL, 0x8000, 0, 0,
|
||||
&bar_vm->pgd);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
bar_len = nv_device_resource_len(device, bar_nr);
|
||||
|
||||
ret = nouveau_vm_new(device, 0, bar_len, 0, &vm);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
atomic_inc(&vm->engref[NVDEV_SUBDEV_BAR]);
|
||||
|
||||
/*
|
||||
* Bootstrap page table lookup.
|
||||
*/
|
||||
if (bar_nr == 3) {
|
||||
ret = nouveau_gpuobj_new(nv_object(priv), NULL,
|
||||
(bar_len >> 12) * 8, 0x1000,
|
||||
NVOBJ_FLAG_ZERO_ALLOC,
|
||||
&vm->pgt[0].obj[0]);
|
||||
vm->pgt[0].refcount[0] = 1;
|
||||
if (ret)
|
||||
return ret;
|
||||
}
|
||||
|
||||
ret = nouveau_vm_ref(vm, &bar_vm->vm, bar_vm->pgd);
|
||||
nouveau_vm_ref(NULL, &vm, NULL);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_wo32(bar_vm->mem, 0x0200, lower_32_bits(bar_vm->pgd->addr));
|
||||
nv_wo32(bar_vm->mem, 0x0204, upper_32_bits(bar_vm->pgd->addr));
|
||||
nv_wo32(bar_vm->mem, 0x0208, lower_32_bits(bar_len - 1));
|
||||
nv_wo32(bar_vm->mem, 0x020c, upper_32_bits(bar_len - 1));
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int
|
||||
nvc0_bar_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nouveau_device *device = nv_device(parent);
|
||||
struct nvc0_bar_priv *priv;
|
||||
bool has_bar3 = nv_device_resource_len(device, 3) != 0;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_bar_create(parent, engine, oclass, &priv);
|
||||
*pobject = nv_object(priv);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* BAR3 */
|
||||
if (has_bar3) {
|
||||
ret = nvc0_bar_init_vm(priv, &priv->bar[0], 3);
|
||||
if (ret)
|
||||
return ret;
|
||||
priv->base.alloc = nouveau_bar_alloc;
|
||||
priv->base.kmap = nvc0_bar_kmap;
|
||||
}
|
||||
|
||||
/* BAR1 */
|
||||
ret = nvc0_bar_init_vm(priv, &priv->bar[1], 1);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
priv->base.umap = nvc0_bar_umap;
|
||||
priv->base.unmap = nvc0_bar_unmap;
|
||||
priv->base.flush = nv84_bar_flush;
|
||||
spin_lock_init(&priv->lock);
|
||||
return 0;
|
||||
}
|
||||
|
||||
void
|
||||
nvc0_bar_dtor(struct nouveau_object *object)
|
||||
{
|
||||
struct nvc0_bar_priv *priv = (void *)object;
|
||||
|
||||
nouveau_vm_ref(NULL, &priv->bar[1].vm, priv->bar[1].pgd);
|
||||
nouveau_gpuobj_ref(NULL, &priv->bar[1].pgd);
|
||||
nouveau_gpuobj_ref(NULL, &priv->bar[1].mem);
|
||||
|
||||
if (priv->bar[0].vm) {
|
||||
nouveau_gpuobj_ref(NULL, &priv->bar[0].vm->pgt[0].obj[0]);
|
||||
nouveau_vm_ref(NULL, &priv->bar[0].vm, priv->bar[0].pgd);
|
||||
}
|
||||
nouveau_gpuobj_ref(NULL, &priv->bar[0].pgd);
|
||||
nouveau_gpuobj_ref(NULL, &priv->bar[0].mem);
|
||||
|
||||
nouveau_bar_destroy(&priv->base);
|
||||
}
|
||||
|
||||
int
|
||||
nvc0_bar_init(struct nouveau_object *object)
|
||||
{
|
||||
struct nvc0_bar_priv *priv = (void *)object;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_bar_init(&priv->base);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_mask(priv, 0x000200, 0x00000100, 0x00000000);
|
||||
nv_mask(priv, 0x000200, 0x00000100, 0x00000100);
|
||||
|
||||
nv_wr32(priv, 0x001704, 0x80000000 | priv->bar[1].mem->addr >> 12);
|
||||
if (priv->bar[0].mem)
|
||||
nv_wr32(priv, 0x001714,
|
||||
0xc0000000 | priv->bar[0].mem->addr >> 12);
|
||||
return 0;
|
||||
}
|
||||
|
||||
struct nouveau_oclass
|
||||
nvc0_bar_oclass = {
|
||||
.handle = NV_SUBDEV(BAR, 0xc0),
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nvc0_bar_ctor,
|
||||
.dtor = nvc0_bar_dtor,
|
||||
.init = nvc0_bar_init,
|
||||
.fini = _nouveau_bar_fini,
|
||||
},
|
||||
};
|
||||
|
|
@ -1,32 +0,0 @@
|
|||
#ifndef __NVKM_BAR_PRIV_H__
|
||||
#define __NVKM_BAR_PRIV_H__
|
||||
|
||||
#include <subdev/bar.h>
|
||||
|
||||
#define nouveau_bar_create(p,e,o,d) \
|
||||
nouveau_bar_create_((p), (e), (o), sizeof(**d), (void **)d)
|
||||
#define nouveau_bar_init(p) \
|
||||
nouveau_subdev_init(&(p)->base)
|
||||
#define nouveau_bar_fini(p,s) \
|
||||
nouveau_subdev_fini(&(p)->base, (s))
|
||||
|
||||
int nouveau_bar_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, int, void **);
|
||||
void nouveau_bar_destroy(struct nouveau_bar *);
|
||||
|
||||
void _nouveau_bar_dtor(struct nouveau_object *);
|
||||
#define _nouveau_bar_init _nouveau_subdev_init
|
||||
#define _nouveau_bar_fini _nouveau_subdev_fini
|
||||
|
||||
int nouveau_bar_alloc(struct nouveau_bar *, struct nouveau_object *,
|
||||
struct nouveau_mem *, struct nouveau_object **);
|
||||
|
||||
void nv84_bar_flush(struct nouveau_bar *);
|
||||
|
||||
int nvc0_bar_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
void nvc0_bar_dtor(struct nouveau_object *);
|
||||
int nvc0_bar_init(struct nouveau_object *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,23 +0,0 @@
|
|||
#ifndef __NVKM_BUS_NV04_H__
|
||||
#define __NVKM_BUS_NV04_H__
|
||||
|
||||
#include <subdev/bus.h>
|
||||
|
||||
struct nv04_bus_priv {
|
||||
struct nouveau_bus base;
|
||||
};
|
||||
|
||||
int nv04_bus_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
int nv50_bus_init(struct nouveau_object *);
|
||||
void nv50_bus_intr(struct nouveau_subdev *);
|
||||
|
||||
struct nv04_bus_impl {
|
||||
struct nouveau_oclass base;
|
||||
void (*intr)(struct nouveau_subdev *);
|
||||
int (*hwsq_exec)(struct nouveau_bus *, u32 *, u32);
|
||||
u32 hwsq_size;
|
||||
};
|
||||
|
||||
#endif
|
||||
|
|
@ -1,31 +0,0 @@
|
|||
#ifndef __NVKM_CLK_NV50_H__
|
||||
#define __NVKM_CLK_NV50_H__
|
||||
|
||||
#include <subdev/bus.h>
|
||||
#include <subdev/bus/hwsq.h>
|
||||
#include <subdev/clock.h>
|
||||
|
||||
struct nv50_clock_hwsq {
|
||||
struct hwsq base;
|
||||
struct hwsq_reg r_fifo;
|
||||
struct hwsq_reg r_spll[2];
|
||||
struct hwsq_reg r_nvpll[2];
|
||||
struct hwsq_reg r_divs;
|
||||
struct hwsq_reg r_mast;
|
||||
};
|
||||
|
||||
struct nv50_clock_priv {
|
||||
struct nouveau_clock base;
|
||||
struct nv50_clock_hwsq hwsq;
|
||||
};
|
||||
|
||||
int nv50_clock_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
|
||||
struct nv50_clock_oclass {
|
||||
struct nouveau_oclass base;
|
||||
struct nouveau_clocks *domains;
|
||||
};
|
||||
|
||||
#endif
|
||||
|
|
@ -1,20 +0,0 @@
|
|||
#ifndef __NVKM_CLK_NVA3_H__
|
||||
#define __NVKM_CLK_NVA3_H__
|
||||
|
||||
#include <subdev/clock.h>
|
||||
|
||||
struct nva3_clock_info {
|
||||
u32 clk;
|
||||
u32 pll;
|
||||
enum {
|
||||
NVA3_HOST_277,
|
||||
NVA3_HOST_CLK,
|
||||
} host_out;
|
||||
u32 fb_delay;
|
||||
};
|
||||
|
||||
int nva3_pll_info(struct nouveau_clock *, int, u32, u32,
|
||||
struct nva3_clock_info *);
|
||||
int nva3_clock_pre(struct nouveau_clock *clk, unsigned long *flags);
|
||||
void nva3_clock_post(struct nouveau_clock *clk, unsigned long *flags);
|
||||
#endif
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
#ifndef __NOUVEAU_PLL_H__
|
||||
#define __NOUVEAU_PLL_H__
|
||||
|
||||
int nv04_pll_calc(struct nouveau_subdev *, struct nvbios_pll *, u32 freq,
|
||||
int *N1, int *M1, int *N2, int *M2, int *P);
|
||||
int nva3_pll_calc(struct nouveau_subdev *, struct nvbios_pll *, u32 freq,
|
||||
int *N, int *fN, int *M, int *P);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,23 +0,0 @@
|
|||
#ifndef __NVKM_DEVINIT_NV04_H__
|
||||
#define __NVKM_DEVINIT_NV04_H__
|
||||
|
||||
#include "priv.h"
|
||||
|
||||
struct nv04_devinit_priv {
|
||||
struct nouveau_devinit base;
|
||||
u8 owner;
|
||||
};
|
||||
|
||||
int nv04_devinit_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
void nv04_devinit_dtor(struct nouveau_object *);
|
||||
int nv04_devinit_init(struct nouveau_object *);
|
||||
int nv04_devinit_fini(struct nouveau_object *, bool);
|
||||
int nv04_devinit_pll_set(struct nouveau_devinit *, u32, u32);
|
||||
|
||||
void setPLL_single(struct nouveau_devinit *, u32, struct nouveau_pll_vals *);
|
||||
void setPLL_double_highregs(struct nouveau_devinit *, u32, struct nouveau_pll_vals *);
|
||||
void setPLL_double_lowregs(struct nouveau_devinit *, u32, struct nouveau_pll_vals *);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,23 +0,0 @@
|
|||
#ifndef __NVKM_DEVINIT_NV50_H__
|
||||
#define __NVKM_DEVINIT_NV50_H__
|
||||
|
||||
#include "priv.h"
|
||||
|
||||
struct nv50_devinit_priv {
|
||||
struct nouveau_devinit base;
|
||||
u32 r001540;
|
||||
};
|
||||
|
||||
int nv50_devinit_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
int nv50_devinit_init(struct nouveau_object *);
|
||||
int nv50_devinit_pll_set(struct nouveau_devinit *, u32, u32);
|
||||
|
||||
int nva3_devinit_pll_set(struct nouveau_devinit *, u32, u32);
|
||||
|
||||
int nvc0_devinit_pll_set(struct nouveau_devinit *, u32, u32);
|
||||
|
||||
u64 gm107_devinit_disable(struct nouveau_devinit *);
|
||||
|
||||
#endif
|
||||
Some files were not shown because too many files have changed in this diff Show more
Loading…
Add table
Reference in a new issue