ARM: dts: msm: setup external clock sources for DP clock on msmcobalt
The DP RCGs exported by the MMSS clock controller (MMSS-CC) can be sourced out of the DP PLL which is outside the MMSS-CC. Set up these external clock sources to point to the DP PLL clocks. CRs-Fixed: 1009740 Change-Id: Ia8f60ba711770c26e5b5919d2c39d7986403ece6 Signed-off-by: Chandan Uddaraju <chandanu@codeaurora.org>
This commit is contained in:
parent
0443c0f276
commit
f0df83dc8b
1 changed files with 5 additions and 2 deletions
|
@ -631,14 +631,17 @@
|
|||
vdd_dig-supply = <&pmcobalt_s1_level>;
|
||||
clock-names = "xo", "gpll0", "gpll0_div",
|
||||
"pclk0_src", "pclk1_src",
|
||||
"byte0_src", "byte1_src";
|
||||
"byte0_src", "byte1_src",
|
||||
"dp_link_src", "dp_vco_div";
|
||||
clocks = <&clock_gcc clk_cxo_clk_src>,
|
||||
<&clock_gcc clk_gpll0_out_main>,
|
||||
<&clock_gcc clk_gcc_mmss_gpll0_div_clk>,
|
||||
<&mdss_dsi0_pll clk_dsi0pll_pclk_mux>,
|
||||
<&mdss_dsi1_pll clk_dsi1pll_pclk_mux>,
|
||||
<&mdss_dsi0_pll clk_dsi0pll_byteclk_mux>,
|
||||
<&mdss_dsi1_pll clk_dsi1pll_byteclk_mux>;
|
||||
<&mdss_dsi1_pll clk_dsi1pll_byteclk_mux>,
|
||||
<&mdss_dp_pll clk_dp_link_2x_clk_mux>,
|
||||
<&mdss_dp_pll clk_vco_divided_clk_src>;
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue