ARM: dts: msm: add the CPU frequency plan for msm8996pro
Update the frequency plan for the MSM8996pro CPU clocks. Change-Id: Ib395678da8be33ff30a3630837008ee911bc5616 Signed-off-by: David Collins <collinsd@codeaurora.org>
This commit is contained in:
parent
da097bed55
commit
fef7d8cbac
1 changed files with 141 additions and 0 deletions
|
@ -525,3 +525,144 @@
|
|||
qcom,cpr-aging-ro-scaling-factor = <2950>;
|
||||
qcom,allow-aging-voltage-adjustment = <1>;
|
||||
};
|
||||
|
||||
&clock_cpu {
|
||||
compatible = "qcom,cpu-clock-8996-v3";
|
||||
qcom,pwrcl-speedbin0-v0 =
|
||||
< 0 0 >,
|
||||
< 307200000 1 >,
|
||||
< 384000000 2 >,
|
||||
< 460800000 3 >,
|
||||
< 537600000 4 >,
|
||||
< 614400000 5 >,
|
||||
< 691200000 6 >,
|
||||
< 768000000 7 >,
|
||||
< 844800000 8 >,
|
||||
< 902400000 9 >,
|
||||
< 979200000 10 >,
|
||||
< 1056000000 11 >,
|
||||
< 1132800000 12 >,
|
||||
< 1209600000 13 >,
|
||||
< 1286400000 14 >,
|
||||
< 1363200000 15 >,
|
||||
< 1440000000 16 >,
|
||||
< 1516800000 17 >,
|
||||
< 1593600000 18 >;
|
||||
qcom,pwrcl-speedbin1-v0 =
|
||||
< 0 0 >,
|
||||
< 307200000 1 >,
|
||||
< 384000000 2 >,
|
||||
< 460800000 3 >,
|
||||
< 537600000 4 >,
|
||||
< 614400000 5 >,
|
||||
< 691200000 6 >,
|
||||
< 768000000 7 >,
|
||||
< 844800000 8 >,
|
||||
< 902400000 9 >,
|
||||
< 979200000 10 >,
|
||||
< 1056000000 11 >,
|
||||
< 1132800000 12 >,
|
||||
< 1209600000 13 >,
|
||||
< 1286400000 14 >,
|
||||
< 1363200000 15 >,
|
||||
< 1440000000 16 >,
|
||||
< 1516800000 17 >,
|
||||
< 1593600000 18 >;
|
||||
qcom,perfcl-speedbin0-v0 =
|
||||
< 0 0 >,
|
||||
< 307200000 1 >,
|
||||
< 384000000 2 >,
|
||||
< 460800000 3 >,
|
||||
< 537600000 4 >,
|
||||
< 614400000 5 >,
|
||||
< 691200000 6 >,
|
||||
< 748800000 7 >,
|
||||
< 825600000 8 >,
|
||||
< 902400000 9 >,
|
||||
< 979200000 10 >,
|
||||
< 1056000000 11 >,
|
||||
< 1132800000 12 >,
|
||||
< 1209600000 13 >,
|
||||
< 1286400000 14 >,
|
||||
< 1363200000 15 >,
|
||||
< 1440000000 16 >,
|
||||
< 1516800000 17 >,
|
||||
< 1593600000 18 >,
|
||||
< 1670400000 19 >,
|
||||
< 1747200000 20 >,
|
||||
< 1824000000 21 >,
|
||||
< 1900800000 22 >,
|
||||
< 1977600000 23 >,
|
||||
< 2054400000 24 >,
|
||||
< 2150400000 25 >;
|
||||
/* Additional frequencies to be added after characterization. */
|
||||
qcom,perfcl-speedbin1-v0 =
|
||||
< 0 0 >,
|
||||
< 307200000 1 >,
|
||||
< 384000000 2 >,
|
||||
< 460800000 3 >,
|
||||
< 537600000 4 >,
|
||||
< 614400000 5 >,
|
||||
< 691200000 6 >,
|
||||
< 748800000 7 >,
|
||||
< 825600000 8 >,
|
||||
< 902400000 9 >,
|
||||
< 979200000 10 >,
|
||||
< 1056000000 11 >,
|
||||
< 1132800000 12 >,
|
||||
< 1209600000 13 >,
|
||||
< 1286400000 14 >,
|
||||
< 1363200000 15 >,
|
||||
< 1440000000 16 >,
|
||||
< 1516800000 17 >,
|
||||
< 1593600000 18 >,
|
||||
< 1670400000 19 >,
|
||||
< 1747200000 20 >,
|
||||
< 1824000000 21 >,
|
||||
< 1900800000 22 >,
|
||||
< 1977600000 23 >,
|
||||
< 2054400000 24 >,
|
||||
< 2150400000 25 >;
|
||||
qcom,cbf-speedbin0-v0 =
|
||||
< 0 0 >,
|
||||
< 192000000 1 >,
|
||||
< 307200000 2 >,
|
||||
< 384000000 3 >,
|
||||
< 441600000 4 >,
|
||||
< 537600000 5 >,
|
||||
< 614400000 6 >,
|
||||
< 691200000 7 >,
|
||||
< 768000000 8 >,
|
||||
< 844800000 9 >,
|
||||
< 902400000 10 >,
|
||||
< 979200000 11 >,
|
||||
< 1056000000 12 >,
|
||||
< 1132800000 13 >,
|
||||
< 1190400000 14 >,
|
||||
< 1286400000 15 >,
|
||||
< 1363200000 16 >,
|
||||
< 1440000000 17 >,
|
||||
< 1516800000 18 >,
|
||||
< 1593600000 19 >;
|
||||
qcom,cbf-speedbin1-v0 =
|
||||
< 0 0 >,
|
||||
< 192000000 1 >,
|
||||
< 307200000 2 >,
|
||||
< 384000000 3 >,
|
||||
< 441600000 4 >,
|
||||
< 537600000 5 >,
|
||||
< 614400000 6 >,
|
||||
< 691200000 7 >,
|
||||
< 768000000 8 >,
|
||||
< 844800000 9 >,
|
||||
< 902400000 10 >,
|
||||
< 979200000 11 >,
|
||||
< 1056000000 12 >,
|
||||
< 1132800000 13 >,
|
||||
< 1190400000 14 >,
|
||||
< 1286400000 15 >,
|
||||
< 1363200000 16 >,
|
||||
< 1440000000 17 >,
|
||||
< 1516800000 18 >,
|
||||
< 1593600000 19 >;
|
||||
};
|
||||
|
|
Loading…
Add table
Reference in a new issue